Clock signal generation circuit and semiconductor device

Details Clock signal generation circuit and semiconductor device Clock signal generation circuit and semiconductor device

2008-01-29

2009-12-29

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S160000, C327S292000, C327S293000, C327S294000, C327S299000, C375S371000

Reexamination Certificate

active

07639058

ABSTRACT:
The semiconductor device is provided with a clock signal generation circuit that includes a reference clock signal generation circuit which generates a first reference clock signal, a first counter circuit which counts the number of rising edges of the first reference clock signal by using the first reference clock signal and a synchronizing signal, a second counter circuit which counts the number of rising edges of the first reference clock signal by using an enumerated value of the first counter circuit, a first divider circuit which divides a frequency of the first reference clock signal by using the enumerated value of the first counter circuit and generates a second reference clock signal, and a second divider circuit which divides a frequency of the second reference clock signal and generates a clock signal.

REFERENCES:
patent: 5155748 (1992-10-01), Rabii
patent: 5398007 (1995-03-01), Yamazaki et al.
patent: 6928127 (2005-08-01), Mack et al.
patent: 2002/0167361 (2002-11-01), Ichimaru
patent: 2005/0140418 (2005-06-01), Muniandy et al.
patent: 2007/0028194 (2007-02-01), Kurokawa
patent: 2008/0012616 (2008-01-01), Endo et al.
patent: 2008/0054976 (2008-03-01), Endo et al.
patent: 0 590 607 (1994-04-01), None
patent: 1 748 344 (2007-01-01), None
patent: WO 2006/118284 (2006-11-01), None
Akkar, M-L et al, “An Implementation of DES and AES, Secure Against Some Attacks,” Proceedings of CHES 2001, LNCS 2162, 2001, pp. 309-318.
Dembo, H. et al, “RFCPUs on Glass and Plastic Substrates Fabricated by TFT Transfer Technology,” IEDM Tech. Dig. Papers, 2005, pp. 1067-1069.
Olsson, T. et al, “Portable Digital Clock Generator for Digital Signal Processing Applications,” Electronics Letters, vol. 39, No. 19, Sep. 18, 2003, pp. 1372-1373.
Dehghani, R. et al, “A Low Power Wideband 2.6GHz CMOS Injection-Locked Ring Oscillator Prescaler,” 2003 IEEE Radio Frequency Circuits Symposium, 2003, pp. 659-662.
Stork, M., “Digital Building Block for Frequency Synthesizer and Fractional Phase Locked Loops,” IEEE, Mobile Future and Symposium on Trends in Communications, 2003, pp. 126-129.
Kurokawa, Y. et al, “32.4 UHF RFCPUs on Flexible and Glass Substrates for Secure RFID Systems,” ISSCC 2007, Digest of Technical Papers, IEEE International Solid-State Circuits Conference, Feb. 14, 2007, pp. 574-575.
European Search Report re application No. EP 08001426.9, dated Jun. 17, 2008.

Affiliated with

Also associated with

Rating

Clock signal generation circuit and semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal generation circuit and semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal generation circuit and semiconductor device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4099827