Clock signal distribution system and method

Details Clock signal distribution system and method Clock signal distribution system and method

2005-06-30

2010-06-01

Whitmore, Stacy A (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C438S129000, C327S295000

Reexamination Certificate

active

07730440

ABSTRACT:
A diagonal offset clock signal distribution system and method are presented that facilitate maximized placement of a diagonal offset clock signal distribution tree.

REFERENCES:
patent: 5272600 (1993-12-01), Carey
patent: 5416861 (1995-05-01), Koh et al.
patent: 5640049 (1997-06-01), Rostoker et al.
patent: 6400230 (2002-06-01), Fairbanks
patent: 6522186 (2003-02-01), O'Mahony et al.
patent: 6538957 (2003-03-01), Magoshi
patent: 6696863 (2004-02-01), Yamamoto et al.
patent: 6711727 (2004-03-01), Teig et al.
patent: 6769104 (2004-07-01), Rodgers et al.
patent: 6934924 (2005-08-01), Paul et al.
patent: 6936898 (2005-08-01), Pelham et al.
patent: 7117470 (2006-10-01), Teig et al.
patent: 7216322 (2007-05-01), Lai et al.
patent: 7217962 (2007-05-01), Masleid
patent: 2002/0162079 (2002-10-01), Igarashi et al.
patent: 2003/0127241 (2003-07-01), Russell et al.
patent: 2003/0209766 (2003-11-01), Blanchard
patent: 2004/0044983 (2004-03-01), Dillon et al.
patent: 2004/0107412 (2004-06-01), Pack et al.
patent: 2004/0153985 (2004-08-01), Paul et al.
patent: 2004/0210857 (2004-10-01), Srinivasan
patent: 2005/0023705 (2005-02-01), Campbell et al.
patent: 2005/0138593 (2005-06-01), Okumura
patent: 2005/0216877 (2005-09-01), Pack et al.
patent: 2005/0280159 (2005-12-01), Okumura
patent: 2007/0136707 (2007-06-01), Teig et al.
patent: 95123145 (2007-04-01), None
patent: 2007/005691 (2007-01-01), None
International Search Report Mail Date Nov. 24, 2006; PCT/US2006/025739; Filed Jun. 29, 2006.
International Preliminary Report on Patentability Mail Date Jan. 9, 2008; PCT/US2006/025739; Filed Jun. 29, 2006.
Non-Final Office Action Dated Jul. 24, 2007; U.S. Appl. No. 11/479,616.
Final Office Action Dated Apr. 10, 2008; U.S. Appl. No. 11/479,616.
Notice of Allowance Dated Oct. 27, 2008; U.S. Appl. No. 11/479,616.
Notice of Allowance Dated Feb. 11, 2009; U.S. Appl. No. 11/479,616.
Application As Filed Filing date Jun. 30, 2006; U.S. Appl. No. 11/479,616;.
Ronan Farrell; IC Fabrication Technology; Solid State Electonics.
Etienne Moulin; IC Technology and Failure Mechanisms; Power Line; Jun. 2004.
Nobelprize.Org; The History of the Integrated Circuit; 2009.
Non-Final Office Action Dated Jul. 9, 2009; U.S. Appl. No. 11/274,098.
Final Office Action Dated Mar. 23, 2009; U.S. Appl. No. 11/274,098.
Non-Final Office Action Dated Oct. 07, 2008; U.S. Appl. No. 11/274,098.
Non-Final Office Action Dated Jul. 31, 2009; U.S. Appl. No. 11/477,970.
Advisory Action Dated Jun. 18, 2009; U.S. Appl. No. 11/477,970.
Final Office Action Dated Apr. 10, 2009; U.S. Appl. No. 11/477,970.
Non-Final Office Action Dated Nov. 4, 2008; U.S. Appl. No. 11/477,970.

Affiliated with

Also associated with

Rating

Clock signal distribution system and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock signal distribution system and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal distribution system and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4205126