Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-01-03
1998-01-27
Ghebretinsae, T.
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375373, 375356, 327153, 371 1, H04L 700
Patent
active
057128839
ABSTRACT:
A system for distributing synchronous clock signals includes a set of spatially distributed deskewing stages. Each stage includes matching adjustable first and second delay circuits and a phase lock loop controller. Matching pairs of transmission lines interconnect successive stages of the set. One transmission line of each pair connects the output of the first delay circuit of each stage to the input of the first delay circuit of a next stage of the set. The other transmission line of the pair connects the input of the second delay circuit of the stage to the input of the first delay circuit of the next stage. When the first delay circuit of the first stage of the set receives an input reference clock signal, that reference clock signal propagates through all the first delay circuits of each stage in succession. Whenever the input reference clock signal reaches a stage, it also travels back to the second delay circuit of the preceding stage. The phase lock loop controller in each stage adjusts the similar delay provided by its first and second delay circuits to phase lock the output second delay circuit to the input of the first delay circuit. Each stage also includes a frequency multiplier for doubling the frequency of its first input signal thereby to produce one of the spatially distributed local clock signals.
REFERENCES:
patent: 3496477 (1970-02-01), Page
patent: 4447870 (1984-05-01), Tague et al.
patent: 5258660 (1993-11-01), Nelson et al.
patent: 5293626 (1994-03-01), Priest et al.
patent: 5298866 (1994-03-01), Kaplinsky
patent: 5305451 (1994-04-01), Chao et al.
patent: 5307381 (1994-04-01), Ahuja
patent: 5317601 (1994-05-01), Riordan et al.
patent: 5361277 (1994-11-01), Grover
patent: 5369640 (1994-11-01), Watson et al.
patent: 5481573 (1996-01-01), Jacobowitz et al.
patent: 5570053 (1996-10-01), Takla
patent: 5570054 (1996-10-01), Takla
Bedell Daniel J.
Miller Charles A.
Credence Systems Corporation
Ghebretinsae T.
LandOfFree
Clock signal distribution system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock signal distribution system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal distribution system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-348049