Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1996-06-12
1999-07-13
Callahan, Timothy P.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
326101, 327295, 327297, H03K 19003
Patent
active
059231882
ABSTRACT:
Letting p be a definite integer, q be a varying integer from 1 to p, r be an arbitrary integer such that 1.ltoreq.r.ltoreq.p, and s be a varying integer from 2 to 2p+1, among a total of 2p+1 fan-like stages each having fan-out outputs thereof equalized to each other in load and number of associated fan-like stages, a respective 2q-th one comprises branch circuits each composed of one of a pair of logic gates, a 2r+1-th one comprises branch circuits each composed of a multi-input logic gate, a respective 2q-1-th one excepting the 2r+1-th one comprises branch circuits of which any one is composed of the other of the pair of logic gates, and a respective s-th one comprises branch circuits each respectively arranged within a cell layout region therefor and connected to an s+1-th stage at a vicinal location to a barycenter of the cell layout region to repeat a fan-out output of an s-1-th fan-like stage, as it is a clock signal distributed thereto.
REFERENCES:
patent: 5109168 (1992-04-01), Rusu
patent: 5309035 (1994-05-01), Watson, Jr. et al.
patent: 5317601 (1994-05-01), Riordan et al.
patent: 5430397 (1995-07-01), Itoh et al.
patent: 5497109 (1996-03-01), Honda et al.
patent: 5519351 (1996-05-01), Matsumoto
patent: 5656963 (1997-08-01), Masleid et al.
patent: 5668484 (1997-09-01), Nomura
patent: 5691662 (1997-11-01), Soboleski et al.
Aoki Yasushi
Kametani Jun
Callahan Timothy P.
Englund Terry L.
NEC Corporation
LandOfFree
Clock signal distribution circuit of tree structure with minimiz does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock signal distribution circuit of tree structure with minimiz, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock signal distribution circuit of tree structure with minimiz will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2278950