Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-11-27
1999-03-30
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375376, 375375, 327154, H03D 324
Patent
active
058898280
ABSTRACT:
A clock reproduction circuit for reproducing a data clock from a data signal is disclosed. The clock reproduction circuit includes a voltage controlled oscillator, a phase detector, a frequency error detection circuit and a charge pump whose output is controlled by the outputs of the phase detector and the frequency error detection circuit. A VCO clock output from the voltage controlled oscillator is synchronized with the data clock by the feedback loop consisting of these elements. The frequency error detection circuit detects a frequency error between the VCO clock and the data clock by detecting changes in the phases of the VCO clock at the transition edges of the data signal. Analog and digital frequency error detection circuits are disclosed. Further, improved circuit elements in the clock reproduction circuit are disclosed.
REFERENCES:
patent: 4129748 (1978-12-01), Saylor
patent: 4464771 (1984-08-01), Sorensen
patent: 4527277 (1985-07-01), Kosaka et al.
patent: 4569064 (1986-02-01), Collin et al.
patent: 4574243 (1986-03-01), Levine
patent: 4773085 (1988-09-01), Cordell
patent: 4780844 (1988-10-01), Keller
patent: 4803705 (1989-02-01), Gillingham et al.
patent: 4962512 (1990-10-01), Kiuchi
patent: 5027085 (1991-06-01), DeVito
patent: 5173617 (1992-12-01), Alsup et al.
patent: 5276716 (1994-01-01), Wincn
patent: 5285483 (1994-02-01), Ogawa et al.
patent: 5297173 (1994-03-01), Hikmet et al.
patent: 5455540 (1995-10-01), Williams
"A Si Bipolar Phase and Frequency Detector IC for Clock Extraction up to 8 Gb/s", Pottbacker et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1747-1751.
"A 155-MHz Clock Recovery Delay-and-Phase-Locked Loop", LEE et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1736-1746.
"A Two-Chip 1.5 Gbd Serial Link Interface", Walker et al, IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1992, pp. 1805-1811.
"A 200-MHz CMOS Phase-Locked Loop with Dual Phase Detectors", Ware et al, IEEE Journal of Solid-State Circuits, vol. 24, No. 6, Dec. 1989, pp. 1560-1568.
"A New Phase-Locked Timing Recovery Method for Digital Regenerators", Bellisio, pp. 10-17-10-20.
IBM Technical Disclosure Bulletin, vol. 34, No. 4B, Sep. 1991, pp. 468-473, "Analog PLL With Quick Phase Lock".
IEEE Journal of Solid-State Circuits, Dec. 28, 1993, USA, vol. 28, No. 12, pp. 1314-1320, "A Monolithic 480 Mb/s Parallel AGC/Decision/Clock-Recovery Circuit in 1.2.mu.m CMOS", Hu et al.
1988 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. 31st ISSCC. First Edition, San Francisco, CA, USA. Feb. 17-19, 1988, Feb. 1988, Coral Gables, Fl, USA.pp. 14-15.
IEEE Journal of Solid-State Circuits, Apr. 1987, USA, vol. SC-22, No. 2, pp. 255-261, Jeong et al, "Design of PLL-Based Clock Generation Circuits".
IEEE International Solid State Circuits Conference, vol. 34, Feb. 1, 1991, DeVito et al, "A 52MHz and 155 MHz Clock-Recovery PLL", pp. 142-143.
IEEE Journal of Solid-State Circuits, vol. 27, No. 12, Dec. 1, 1992, Walker et al, "A Two-Chip 1.5GBd Serial Link Interface", pp. 1805-1811.
Miyashita Takumi
Tomesakai Nobuaki
Chin Stephen
Fujitsu Limited
Roundtree Joseph
LandOfFree
Clock reproduction circuit and elements used in the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock reproduction circuit and elements used in the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock reproduction circuit and elements used in the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1221634