Clock recovery method by phase selection

Details Clock recovery method by phase selection Clock recovery method by phase selection

2007-01-30

2007-01-30

Ghayour, Mohammed (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C327S144000, C327S152000

Reexamination Certificate

active

10345760

ABSTRACT:
The present invention demonstrates a method and circuit where a plurality of phase clocks from a “frequency lock only” PLL are used to sample an input clock CLKIN. This results in a series of signals from which the phase clock most in synchronization with CLKIN can be determined and presented to the output CLKOUT. If used for data sampling, a phase clock that lags the phase clock most in synchronization may be selected to appear at CLKOUT. This guarantees that sampled data are static during sampling. This system is less complex and consumes minimal power over systems using variable delay circuits.

REFERENCES:
patent: 5694068 (1997-12-01), Rokugo
patent: 5923715 (1999-07-01), Ono
patent: 6157690 (2000-12-01), Yoneda
patent: 6384650 (2002-05-01), Fukunaga et al.
patent: 6389091 (2002-05-01), Yamaguchi et al.
patent: 6429707 (2002-08-01), Lamb et al.
patent: 6667639 (2003-12-01), Oyama
patent: 6807244 (2004-10-01), Kawasaki et al.

Affiliated with

Also associated with

Rating

Clock recovery method by phase selection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock recovery method by phase selection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery method by phase selection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3805637