Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-12-11
2007-12-11
Kim, Kevin (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Reexamination Certificate
active
10798387
ABSTRACT:
A clock recovery circuit capable of automatically adjusting the frequency range of a VCO (Voltage controlled Oscillator) without involving a look-up-table. The clock recovery circuit includes a main PLL (Phase locked loop) and an auxiliary PLL. The main PLL is a typical PLL for generating a main oscillation clock. The auxiliary PLL includes an auxiliary frequency detector for receiving the main oscillation clock and an auxiliary oscillation clock and generating an auxiliary frequency error signal, an auxiliary loop filter for receiving the auxiliary frequency error signal and generating a coarse control voltage, and an auxiliary VCO for receiving the coarse control voltage and a reference fine control voltage and generating the auxiliary oscillation clock. The VCO in the main PLL receives the coarse control voltage for setting the frequency range.
REFERENCES:
patent: 2002/0186804 (2002-12-01), Dorschky et al.
Birch & Stewart Kolasch & Birch, LLP
Kim Kevin
MediaTek Inc.
LandOfFree
Clock recovery circuit capable of automatically adjusting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery circuit capable of automatically adjusting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery circuit capable of automatically adjusting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3847423