Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2004-12-29
2008-11-25
Kim, Kevin Y (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S326000, C327S156000
Reexamination Certificate
active
07457393
ABSTRACT:
A global clock recovery circuit and port circuit determine and combine static phase adjustment information and dynamic phase adjustment information for multiple data signals. Static phase adjustment information is determined for each of the multiple data signals, and dynamic phase adjustment information is determined in common for the multiple data signals.
REFERENCES:
patent: 6900676 (2005-05-01), Tamura
Casper Bryan K.
Jaussi James E.
Martin Aaron K.
Mooney Stephen R.
Intel Corporation
Kim Kevin Y
Lemoine Dana B.
Lemoine Patent Services, PLLC
LandOfFree
Clock recovery apparatus, method, and system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock recovery apparatus, method, and system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery apparatus, method, and system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4038570