Clock recovery

Details Clock recovery Clock recovery

2011-01-18

2011-01-18

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S371000, C375S373000, C375S354000, C375S355000

Reexamination Certificate

active

07873132

ABSTRACT:
A method and apparatus of recovering a clock signal from an input data signal consistent with certain embodiments, where the clock signal has a clock cycle equal to one data bit period, involves identifying an earliest transition time position in a sequence of data signal transitions; identifying a latest transition time position in the sequence of data signal transitions; calculating an approximate average transition time of the sequence of clock transitions; calculating a sampling time for sampling data in the input data signal as the approximate average transition time plus one half clock cycle; and adjusting a sampling clock time to approximate the sampling time. This abstract is not to be considered limiting, since other embodiments may deviate from the features described in this abstract.

REFERENCES:
patent: 4926447 (1990-05-01), Corsetto et al.
patent: 4992790 (1991-02-01), Montgomery
patent: 5559841 (1996-09-01), Pandula
patent: 6021503 (2000-02-01), Pax et al.
patent: 6316966 (2001-11-01), Chang et al.
patent: 6347128 (2002-02-01), Ransijn
patent: 6526109 (2003-02-01), Chang et al.
patent: 6538475 (2003-03-01), Johansen et al.
patent: 6614314 (2003-09-01), d'Haene et al.
patent: 6614842 (2003-09-01), Chou et al.
patent: 6686777 (2004-02-01), Karlquist
patent: 6791420 (2004-09-01), Unterricker
patent: 7049869 (2006-05-01), d'Haene et al.
patent: 7065160 (2006-06-01), Berger et al.
patent: 7142623 (2006-11-01), Sorna
patent: 7149269 (2006-12-01), Cranford, Jr. et al.
patent: 7376211 (2008-05-01), Payne et al.
patent: 7386405 (2008-06-01), Waschura et al.
patent: 2002/0110215 (2002-08-01), Hendrickson
patent: 2002/0131539 (2002-09-01), Li et al.
patent: 2003/0133467 (2003-07-01), Navarro et al.
patent: 2004/0170244 (2004-09-01), Cranford, Jr. et al.
patent: 2006/0023822 (2006-02-01), Castle
patent: 2008/0152057 (2008-06-01), Lee et al.
Electronics Letter, J.D.H. Alexander, “Clock Recovery from Random Binary Signals”, vol. 11, pp. 541-542, Oct. 1975.
IEEE Journal of Solid-State Circuits, K.K. Chang, “A 0.4-4-Gb/s CMOS Quad Transceiver Cell Using On-ChipRegulated Dual-Loop PLLs”, vol. 28, No. 5, pp. 747-754, May 2003.

Affiliated with

Also associated with

Rating

Clock recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock recovery will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2702363