Clock model for formal verification of a digital circuit...

Details Clock model for formal verification of a digital circuit... Clock model for formal verification of a digital circuit...

2006-05-18

2009-02-03

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000

Reexamination Certificate

active

07487483

ABSTRACT:
An edge clock model is used to capture states from a logic-level simulation of a circuit description. The states are captured at clock edges, or transitions, according to an edge clock model based on a clock specification for the circuit description. The captured states and associated attributes are used in formal verification of the circuit description. This approach helps to reduce or eliminate inaccuracies and other issues with other clock models such as a phase clock model. In one embodiment, a phase clock model can be used in addition to the edge clock model. In another embodiment, the edge clock states can be used to generate states according to different clock models, such as the phase clock model.

REFERENCES:
Pfeifer et al., “Formal Verification for Time-Triggered CLock Synchronization,” Dependable Computing for Critical Applications 7, 1999, pp. 207-226.

Affiliated with

Also associated with

Rating

Clock model for formal verification of a digital circuit... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock model for formal verification of a digital circuit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock model for formal verification of a digital circuit... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4067317