Clock gating of sub-circuits within a processor execution...

Details Clock gating of sub-circuits within a processor execution... Clock gating of sub-circuits within a processor execution...

2005-11-29

2005-11-29

Cao, Chun (Department: 2115)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C712S220000, C713S322000

Reexamination Certificate

active

06971038

ABSTRACT:
A processor may include an execution circuit, an issue circuit coupled to the execution circuit, and a clock tree for clocking circuitry in the processor. The issue circuit issues an instruction to the execution circuit, and generates a control signal responsive to whether or not the instruction is issued to the execution circuit. The execution circuit includes at least a first subcircuit and a second subcircuit. A portion of the clock tree supplies a plurality of clocks to the execution circuit, including at least a first clock clocking the first subcircuit and at least a second clock clocking the second subcircuit. The portion of the clock tree is coupled to receive the control signal for collectively conditionally gating the plurality of clock, and is also configured to individually conditionally gate at least some of the plurality of clocks responsive to activity in the respective subcircuits of the execution circuit. A system on a chip may include several processors, and one or more of the processors may be conditionally clocked at the processor level.

REFERENCES:
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 4797849 (1989-01-01), Nakano
patent: 5459736 (1995-10-01), Nakamura
patent: 5539681 (1996-07-01), Alexander et al.
patent: 5689517 (1997-11-01), Ruparel
patent: 5815725 (1998-09-01), Feierbach
patent: 5831462 (1998-11-01), Witt et al.
patent: 6223282 (2001-04-01), Kang
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6272667 (2001-08-01), Minami et al.
patent: 6318911 (2001-11-01), Kitahara
patent: 6393579 (2002-05-01), Piazza
patent: 6411152 (2002-06-01), Dobberpuhl
patent: 6535036 (2003-03-01), Dobberpuhl
patent: 6536024 (2003-03-01), Hathaway
patent: 6822481 (2004-11-01), Srikantam et al.
patent: 522 413 (1993-01-01), None
SiByte, “Target Applications.” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sudaresan, May 18, 2000, 1 page.
Stephany, et al., “FP 15.5: A 200 MHz 32b 0.5W CMOS RISC Microprocesor,” Digital Semiconductor, Austin, TX, IEEE, 1998, pp. 15.5-1 to 15.5-9.
Santhanam, et al., “SA 18.6: A Low-Cost 300MHz RISC CPU with Attached Media Processor,” Digital Equipment Corp., Palo Alto, CA, IEEE, 1998, pp. 18.6-1 to 18.6-9.
Montanaro, et al., “A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, 12 pages.
Weiss, et al., “The On-Chip 3MB Subarry Based 3rdLevel Cache on an Itanium Microprocessor,” IEEE, ISSCC 2002, Session 6, 3 pages.
Josephson, et al., “Test Methodology for the McKinley Processor,” IEEE, ITC International Test Conference, Paper 21.1., 2001, pp. 578-585.
Santhanam, et al., Presentation for: “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corporation, Jun. 14, 2001, 19 pages.
Santanam, et al. “A 1GHz Power Efficient Single Chip Multiprocessor System For Broadband Networking Applications,” Broadcom Corporation, Jun. 14, 2001, 4 pages.

Affiliated with

Also associated with

Rating

Clock gating of sub-circuits within a processor execution... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock gating of sub-circuits within a processor execution..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock gating of sub-circuits within a processor execution... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3512144