Electronic digital logic circuitry – Clocking or synchronizing of logic stages or gates
Patent
1995-11-22
1996-12-24
Hudspeth, David R.
Electronic digital logic circuitry
Clocking or synchronizing of logic stages or gates
326 98, 327122, 377 47, H03K 3017
Patent
active
055876730
ABSTRACT:
A circuit (10) for generating an output signal having a frequency that is a multiple of an input clock signal (CLKIN). The circuit includes a delay circuit (12) having an input port and a plurality of output ports (A,B,C). The input port is coupled during use to the input clock signal. Individual ones of the plurality of output ports output a signal that is delayed with respect to the input clock signal and also with respect to others of the plurality of output ports. The circuit further includes a logic network (20) having a first input for coupling to the input clock signal and a plurality of second inputs for coupling to the plurality of output ports. The logic network operates to logically combine signals emanating from the plurality of output ports with the input clock signal, and has an output port (OUTPUT) for outputting a signal having a frequency that is multiple of a frequency of the input clock signal. The signal that is output from the output port of the logic network has a 50% duty cycle regardless of the duty cycle of the input clock signal.
REFERENCES:
patent: 4077010 (1978-02-01), Ryon
patent: 4999526 (1991-03-01), Dudley
patent: 5063578 (1991-11-01), Diodato
patent: 5163114 (1992-04-01), Fitch
patent: 5227682 (1993-07-01), Nakabagaski et al.
patent: 5317202 (1994-05-01), Waizman
patent: 5321346 (1994-06-01), Ogata
patent: 5321728 (1994-06-01), Andrien
patent: 5475322 (1995-12-01), MacDonald
Electronics, vol. 51, No. 6, 16 Mar. 1978 New York, US pp. 119-121 Patel "Frequency Multiplier Uses Combinational Logic".
IBM Technical Disclosure Bulletin, Aug. 1985, USA vol. 28, No. 3 p. 1307 "Multiple Clock Frequency Generation".
Electronic Engineering vol. 50, No. 607, May 1978, London GB pp. 29-32 Zagajewski et al. "Pulse Multiplication Using Walsh Functions".
International Journal of Electronics, vol. 48, No. 1, 1980, London, GB, pp.43-45 Kumar et al. "A Simple Digital 2n Frequency Multiplier".
Horowitz & W. Hill: "The Art of Electronics", Cambridge University Press, 1980, Cambridge, GB; p. 332.
Hudspeth David R.
Paglierani Ronald J.
Wang Laboratories, Inc.
LandOfFree
Clock frequency multiplying and squaring circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock frequency multiplying and squaring circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock frequency multiplying and squaring circuit and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1181000