Clock forward initialization and reset signaling technique

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S375000, C713S400000, C713S501000, C713S502000, C713S503000, C713S600000, C375S371000, C375S373000, C375S376000, C327S156000, C327S160000, C327S162000

Reexamination Certificate

active

06976184

ABSTRACT:
A system and method for initializing and resetting a clocking subsystem having a phased locked loop (PLL) within an input/output interface of a data processing system. A first timer generates signals in response to receiving clock signals from a clock source. A second timer detects the presence or absence of signals from the first timer and in response to an absence outputs a circuit reset signal to a circuit. The circuit in turn issues a reset signal to the PLL and to other systems.

REFERENCES:
patent: 4618953 (1986-10-01), Daniels et al.
patent: 4766601 (1988-08-01), Hammond
patent: 5113504 (1992-05-01), Matsuda
patent: 5274452 (1993-12-01), Kawamoto
patent: 5471488 (1995-11-01), Bender
patent: 5594865 (1997-01-01), Saitoh
patent: 5652844 (1997-07-01), Harwood, III
patent: 5850514 (1998-12-01), Gonda et al.
patent: 6078633 (2000-06-01), Shiotsu et al.
patent: 6225840 (2001-05-01), Ishimi
patent: 6252444 (2001-06-01), Lee
patent: 6456135 (2002-09-01), Albean
patent: 6629257 (2003-09-01), Hartwell
patent: 6782068 (2004-08-01), Wilson et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock forward initialization and reset signaling technique does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock forward initialization and reset signaling technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock forward initialization and reset signaling technique will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3468686

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.