Electrical computers and digital processing systems: support – Computer power control – Power conservation
Patent
1998-01-20
2000-02-01
Ray, Gopal C.
Electrical computers and digital processing systems: support
Computer power control
Power conservation
713 60, 331 18, 327291, G06F 132, G06F 110
Patent
active
060215011
ABSTRACT:
A power management system is disclosed. The system includes an oscillator interface for use in a power management system, a power recycle circuit for use in a power management system, a pad clock and self test for use in a power management system, a clock enable circuit for use in a power management system, a power level detect circuit for use in a power management system, an internal source clock generation circuit for use in a power management system, and a power-save mode change detection circuit for use in a power management system. The oscillator interface includes an interle circuit for interfacing with an external oscillator used as a source of oscillations. A clock stabilization filter masks out spurious crystal frequencies in the oscillations during start-up of the power management system following an enabling of a feedback loop. The clock stabilization filter has circuitry which provides that the oscillations will start with a rising transition after filtering. A bypassing circuit enables the clock stabilization filter when the external oscillator is a crystal oscillator and for bypassing the clock stabilization filter when the external oscillator is a can oscillator. A masking circuit masks the oscillations from the rest of the power management system. The masking circuit has circuitry which disables the clock masking after a falling edge of the oscillations and stats back up with a rising transition of the oscillations.
REFERENCES:
patent: 4479096 (1984-10-01), Fowks
patent: 5056144 (1991-10-01), Cornelius
patent: 5153535 (1992-10-01), Fairbanks et al.
patent: 5189319 (1993-02-01), Fung et al.
patent: 5204953 (1993-04-01), Dixit
patent: 5254888 (1993-10-01), Lee et al.
patent: 5259006 (1993-11-01), Price et al.
patent: 5307003 (1994-04-01), Fairbanks et al.
patent: 5331669 (1994-07-01), Wang et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5408626 (1995-04-01), Dixit
patent: 5428790 (1995-06-01), Harper et al.
patent: 5442642 (1995-08-01), Ingalls et al.
patent: 5606704 (1997-02-01), Pierce et al.
patent: 5719516 (1998-02-01), Sharpe-Geisler
patent: 5883529 (1999-03-01), Kumata et al.
patent: 5886582 (1999-03-01), Stansell
Serra, Micaela & Dervisoglu, Bulent I., "Testing", Chapter 79, The Electrical Engineering Handbook, Richard C. Dorf, Editor-in-Chief, pp. 1808-1837, CRC Press.
L-T Wang et al., "Feedback Shift Registers for Self-Testing Circuits", VLSI Systems Design, Dec. 1986.
Masakazu Shoji, "CMOS Dynamic Gates", Chapter 5, AT&T CMOS Digital Circuit Technology, Prentice Hall, 1988, pp. 210-257.
Guthrie, Charles, "Power-On Sequencing For Liquid Crystal Displays; Why, When, And How", Sharp Application Notes, Sharp Corporation, 1994, pp. 2-1 thru 2-9.
Bernd Moeschen, "NS32SP160--Feature Communication Controller Architecture Specification", National Semiconductor, Rev. 1.0, May 13, 1993.
Agarwal, Rakesh K., 80.times.86 Architecture and Programming, vol. II: Architecture Reference, Chapter 4, Prentice Hall, 1991, pp. 542-543.
Intel486 Microprocessor Family Programmer's Reference Manual, Intel Corporation, 1993.
8237A High Performance Programmable DMA Controller (8237A-4, 8237A-5), Peripheral Components, Intel, 1992, pp. 3-14 thru 3-50.
Kane, Gerry, "R2000 Processor Programming Model", Chapter 2, MIPS RISC Architecture, MIPS Computer Systems, Inc.
Hennessy, John, et al., "Interpreting Memory Addresses", Computer Architecture A Quantitative Approach, pp. 95-97, Morgan Kaufmann Publishers, Inc. 1990.
Power PC601 Reference Manual, IBM, 1994, Chapter 9, "System Interface Operation", pp. 9-15 thru 9-17.
Intel Corp. Microsoft Corp., Advanced Power Management (APM) BIOS Interface Specification, Revision 1.1, Sep. 1993.
Intel Corporation, i486 Micro Processor Hardware Reference Manual, Processor Bus, pp. 3-28 thru 3-32.
National Semiconductor Corporation
Ray Gopal C.
LandOfFree
Clock enable/disable circuit of power management system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock enable/disable circuit of power management system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock enable/disable circuit of power management system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946406