Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-06-13
2006-06-13
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07062735
ABSTRACT:
A method for providing a next clock edge value calculation includes obtaining a clock file data, calculating a next clock edge value using the clock file data, and generating an output file using the next clock edge value. A method for providing an nth clock edge value calculation includes obtaining a clock file data and an n value calculating an nth clock edge value using the clock file data and the n value, and generating an output file using the nth clock edge value.
REFERENCES:
patent: 5222230 (1993-06-01), Gill et al.
patent: 5912820 (1999-06-01), Kerzman et al.
patent: 6408265 (2002-06-01), Schultz et al.
patent: 6457167 (2002-09-01), Kitahara
patent: 6615397 (2003-09-01), Andreev et al.
patent: 6654935 (2003-11-01), Ara et al.
patent: 6928570 (2005-08-01), Fukuda
patent: 2002/0128812 (2002-09-01), Gooding et al.
patent: 2003/0192020 (2003-10-01), Collins
patent: 2004/0015801 (2004-01-01), Mielke et al.
patent: 2004/0123259 (2004-06-01), You et al.
Osha & Liang LLP
Siek Vuthe
Tat Binh
LandOfFree
Clock edge value calculation in hardware simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock edge value calculation in hardware simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock edge value calculation in hardware simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3687924