Clock distribution to facilitate gated clocks

Details Clock distribution to facilitate gated clocks Clock distribution to facilitate gated clocks

2009-01-31

2011-11-15

Ismail, Shawki S (Department: 2819)

Electronic digital logic circuitry

Clocking or synchronizing of logic stages or gates

C327S208000

Reexamination Certificate

active

08058905

ABSTRACT:
Circuits and methods for facilitating distribution of gated clocks in a programmable integrated circuit such as a field programmable gate array (FPGA) are described. Dynamic power savings are achieved in a FPGA by providing gated clock driver circuitry at various places in a hierarchical clock distribution network. The gated clock circuitry provides a clock signal gated by an enable signal to clocked elements. Configurable logic blocks (CLBs) comprising the clocked elements and programmable interconnect tiles are disposed in the gate array. Clock signals are distributed to the CLBs via a clock distribution network. Clock enable signals are provided corresponding to some of the clock signals. Clock buffers or drivers are provided within the clock distribution network that drive gated clock signals to CLBs. By disabling certain clocked elements using one or more embodiments of the invention when portions of the FPGA are inactive, dynamic power consumption is reduced.

REFERENCES:
patent: 5315181 (1994-05-01), Schowe
patent: 5452239 (1995-09-01), Dai et al.
patent: 5914616 (1999-06-01), Young et al.
patent: 5980092 (1999-11-01), Merryman et al.
patent: 6204695 (2001-03-01), Alfke et al.
patent: 6272667 (2001-08-01), Minami et al.
patent: 6288568 (2001-09-01), Bauer et al.
patent: 6313683 (2001-11-01), Block et al.
patent: 6456115 (2002-09-01), Li et al.
patent: 6668363 (2003-12-01), Minami et al.
patent: 6782486 (2004-08-01), Miranda et al.
patent: 7126406 (2006-10-01), Vadi et al.
patent: 7129765 (2006-10-01), Vadi et al.
patent: 7372299 (2008-05-01), Vadi et al.
patent: 7414430 (2008-08-01), Vadi et al.
patent: 7518401 (2009-04-01), Vadi et al.
patent: 2001/0029599 (2001-10-01), Minami et al.
patent: 2005/0242866 (2005-11-01), Vadi et al.
patent: 2008/0059923 (2008-03-01), Sasaki et al.
patent: 2009/0055781 (2009-02-01), Araya
patent: 2009/0217068 (2009-08-01), Fernsler, Jr. et al.
patent: WO 02/14993 (2002-02-01), None
U.S. Appl. No. 12/363,721, filed Jan. 31, 2009, Matthew H. Klein et al., Xilinx, Inc. 2100 Logic Drive, San Jose, CA 95124.
Xilinx, UG070, Virtex-4 FPGA Users Guide, Jun. 17, 2008, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124, or at the web url www.xilinx.com/support/documentation/user—guides/ug070.pdf.
Xilinx ISE 8 Software Manuals and Help—PDF Collection, Dec. 12, 2005, 16 pages, available at the internet url http://www.xilinx.com/itp/xilinx8/books/manuals.pdf.
Wang et al., “Clock Power Reduction for Virtex-5 FPGAs”, FPGA2009, Feb. 22-24, 2009, 10 pages.

Affiliated with

Also associated with

Rating

Clock distribution to facilitate gated clocks does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution to facilitate gated clocks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution to facilitate gated clocks will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4282989