Clock distribution system for selectively enabling clock...

Details Clock distribution system for selectively enabling clock... Clock distribution system for selectively enabling clock...

2000-01-21

2003-08-26

Butler, Dennis M. (Department: 2185)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S320000, C713S324000

Reexamination Certificate

active

06611920

ABSTRACT:

BACKGROUND
The present invention relates to a clock distribution system in an integrated circuit and, more particularly, for a clock distribution system that selectively disables selective units in an integrated circuit.
The increased processing power of modern integrated circuits has caused a corresponding increase in the power consumption of those circuits. Increased power consumption can lead to a variety of disadvantageous properties including generation of heat that may damage the integrated circuit, decreased battery life for portable devices and higher overall operating expense for computer systems. With all of these disadvantages, there is an increasing interest in the development of integrated circuits that provide increased processing power while, at the same time, decreased power consumption.
Power management techniques are commonplace in the modern computer. Users of domestic personal computers will recognize that computer monitors, disk drives and the like often are disabled when not in use. However, such techniques are not able to keep pace with the ever-increasing power demands made by newer generations of integrated circuits. Accordingly, there remains a need in the art for an integrated circuit architecture that contributes to reduced power consumption of the integrated circuit.
SUMMARY
Embodiments of the present invention provide a hierarchical power control system for an integrated circuit. The power control system may be integrated in a clocking system that includes a global clock generator, a clock distribution network in communication with the global clock generator and a plurality of functional unit blocks each in communication with the global clock generator. The hierarchical power control system may include a first power controller provided in a communication path between the global clock generator and the clock distribution network, and a plurality of second power controllers, one provided in each communication path between the clock distribution network and a functional unit block.


REFERENCES:
patent: 4833655 (1989-05-01), Wolf et al.
patent: 5036489 (1991-07-01), Theobald
patent: 5388265 (1995-02-01), Volk
patent: 5392437 (1995-02-01), Matter et al.
patent: 5586332 (1996-12-01), Jain et al.
patent: 5623647 (1997-04-01), Maitra
patent: 5670898 (1997-09-01), Fang
patent: 5835435 (1998-11-01), Bogin et al.
patent: 5890004 (1999-03-01), Poisner
patent: RE36189 (1999-04-01), Carter et al.
patent: 5978831 (1999-11-01), Ahamed et al.
patent: 6021506 (2000-02-01), Cho et al.
patent: 6081141 (2000-06-01), Young
patent: RE36839 (2000-08-01), Simmons et al.
patent: 6247134 (2001-06-01), Sproch et al.
patent: 6393579 (2002-05-01), Piazza

Affiliated with

Also associated with

Rating

Clock distribution system for selectively enabling clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution system for selectively enabling clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution system for selectively enabling clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3104145