Electronic digital logic circuitry – Multifunctional or programmable – Array
Patent
1993-07-21
1995-02-21
Hudspeth, David R.
Electronic digital logic circuitry
Multifunctional or programmable
Array
326 93, H03K 19177
Patent
active
053919424
ABSTRACT:
A clock distribution architecture is disclosed for use in a user-programmable logic array integrated circuit comprising an array of user-programmable logic elements having inputs and outputs, at least some of the user-programmable logic elements including sequential logic elements having clock inputs, and further including a plurality of general interconnect lines which may be connected to one another and to the inputs and outputs of the logic elements. The clock distribution architecture includes at least one clock input pin on the integrated circuit, a plurality of clock distribution lines disposed in the array, at least one buffer amplifier having an input connected to the clock input pin and an output connected to at least one of the clock distribution lines. At least one inverter has an input connected to at least one of the clock distribution lines, and an output. A multiplexer is associated with each of the sequential logic elements, each of the multiplexers has a first input connected to one of the clock distribution lines, a second input connected to the output of the inverter, and a third input connected to a clock signal line connectable to at least one of the general interconnect line through a user-programmable element, an output connected to the clock input of the sequential element with which it is associated, and control inputs selecting which of the first, second, and third inputs is connected to the output.
REFERENCES:
patent: 4706216 (1987-11-01), Carter
patent: 4758745 (1988-07-01), El Gamal et al.
patent: 4870302 (1989-09-01), Freeman
patent: 4910417 (1990-03-01), El Gamal et al.
patent: 5003200 (1991-03-01), Sakamoto
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5151623 (1992-09-01), Agrawal
patent: 5254886 (1993-10-01), El-Ayat et al.
Larkins et al., "13000 Gate ECL Compatable GaAs Gate Array", May 15-18, 1989, IEEE, Custom Integrated Circuits Conference, 15.7.1-15.7.4.
Robert H. Freeman, "XC3000 family of user-programmable gate arrays", Jun. 1989, No. 5, pp. 313-320.
Robin J. Jogour, "Peel Array Architectures Increase Logic Density, Flexability and Performance", Nov. 1990, pp. 316-321, Wescon Conference Record 34.
Chan King W.
El-Ayat Khaled A.
Plants William C.
Actel Corporation
Hudspeth David R.
LandOfFree
Clock distribution scheme for user-programmable logic array arch does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock distribution scheme for user-programmable logic array arch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution scheme for user-programmable logic array arch will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1933065