Error detection/correction and fault detection/recovery – Pulse or data error handling – Skew detection correction
Reexamination Certificate
2001-07-31
2009-08-04
Chung, Phung M (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Skew detection correction
Reexamination Certificate
active
07571359
ABSTRACT:
Multiple clock circuits are connected by phase detector circuits to generate and synchronize local clock signals. For example, a clock distribution circuit includes a first clock circuit that is configured to generate a first clock signal in response to a first error signal, and a second clock circuit that is configured to generate a second clock signal in response to the first error signal. A first phase detector circuit connects the first clock circuit to the second clock circuit and is configured to generate the first error signal in response to the first and the second clock signals.
REFERENCES:
patent: 3518472 (1970-06-01), O'Callaghan
patent: 4479216 (1984-10-01), Krambeck et al.
patent: 5146585 (1992-09-01), Smith, III
patent: 5329251 (1994-07-01), Llewellyn
patent: 5389897 (1995-02-01), Gebara
patent: 5552750 (1996-09-01), Barrett et al.
patent: 5577075 (1996-11-01), Cotton et al.
patent: 5586307 (1996-12-01), Wong et al.
patent: 5638410 (1997-06-01), Kuddes
patent: 5644743 (1997-07-01), Barrett et al.
patent: 5696953 (1997-12-01), Wong et al.
patent: 5726607 (1998-03-01), Brede et al.
patent: 5757857 (1998-05-01), Buchwald
patent: 5764710 (1998-06-01), Cheng et al.
patent: 5940608 (1999-08-01), Manning
patent: 6058152 (2000-05-01), Tanishima
patent: 6285172 (2001-09-01), Torbey
patent: 6300807 (2001-10-01), Miyazaki et al.
patent: 6323910 (2001-11-01), Clark, III
patent: 6324485 (2001-11-01), Ellis
patent: 6340904 (2002-01-01), Manning
patent: 6510013 (2003-01-01), Oshio
patent: 6516422 (2003-02-01), Doblar et al.
patent: 6707863 (2004-03-01), Mrozek et al.
patent: 6801989 (2004-10-01), Johnson et al.
patent: 6822925 (2004-11-01), Van De Graaff
patent: 2002/0031199 (2002-03-01), Rolston et al.
Anceau, Francois;A Synchronous Approach for Clocking VLSI Systems; IEEE Journal of Solid-State Circuits; vol. SC-17, No. 1; Feb. 1982; pp. 51-56.
Antonova et al.;Simulation of SONET/SDH Synchronization Networks; 18thBiennial Symp on Communication; Kingston, Ontario, Canada; Queen's University, Jun. 1996; pp. 91-94.
Gutnik et al.;Active GHz Clock Network Using Distributed PLLs; IEEE Journal of Solid-State Circuits; vol. 35, No. 11; Nov. 2000; pp. 1553-1560.
Kihara et al.;Steady-State clock Phase Behavior in Loosely Coupled Master-Slave Synchronization Network; Electronics and Communications in Japan, Part 1 (Communication); vol. 68, Part 12; Dec. 1985; pp. 104-112.
Pham, Dac;3.0W 75SPECint92 85SPECfp92 Superscalar RISC Microprocessor; 41stInternational Solid-State Circuits Conf; San Francisco, CA; IEEE, (CAT No. 94CH3410-8); Feb. 1994; pp. 212-213.
Pratt, et al.;Distributed Synchronous Clocking; IEEE Transactions on Parallel and Distributed Systems; vol. 6, No. 3; Mar. 1995; pp. 314-328.
Ricchiuti et al.;Output Slave Clock Short Term Stability on SDH Equipment; European Transactions on Telecommunications AEI; vol. 8, Part 2; Mar.-Apr. 1997; pp. 155-159.
Chandrakasan Anantha
Gutnik Vadim
Chung Phung M
Massachusetts Institute of Technology
Myers Bigel Sibley & Sajovec P.A.
LandOfFree
Clock distribution circuits and methods of operating same... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock distribution circuits and methods of operating same..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution circuits and methods of operating same... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4130997