Clock distribution apparatus, systems, and methods

Details Clock distribution apparatus, systems, and methods Clock distribution apparatus, systems, and methods

2008-03-19

2011-10-04

Tran, Vincent T (Department: 2115)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C327S152000, C327S153000, C327S154000, C327S158000, C327S236000

Reexamination Certificate

active

08032778

ABSTRACT:
Apparatus, systems, and methods are disclosed that operate to adjust power received by a clock distribution network at least partially based on operating conditions of an integrated circuit. Additional apparatus, systems, and methods are disclosed.

REFERENCES:
patent: 6072347 (2000-06-01), Sim
patent: 6628158 (2003-09-01), Forbes
patent: 6937080 (2005-08-01), Hairapetian
patent: 7138845 (2006-11-01), Lin
patent: 7279944 (2007-10-01), Lu
patent: 7288971 (2007-10-01), Plasterer et al.
patent: 7564268 (2009-07-01), Buell
patent: 2002/0196061 (2002-12-01), Atyunin et al.
patent: 2003/0155953 (2003-08-01), Hirata et al.
patent: 2004/0213051 (2004-10-01), Lin et al.
patent: 2005/0134337 (2005-06-01), Lee et al.
patent: 2005/0134361 (2005-06-01), Tschanz et al.
patent: 2005/0162208 (2005-07-01), Zhang et al.
patent: 2006/0028905 (2006-02-01), Johnson et al.
patent: 2006/0203948 (2006-09-01), Lin
patent: 2007/0075757 (2007-04-01), Kumar et al.
patent: 2007/0164797 (2007-07-01), Law et al.
patent: 2008/0089459 (2008-04-01), Vlasenko et al.
patent: 2009/0066379 (2009-03-01), Kim et al.
patent: 2009/0189657 (2009-07-01), Huang
patent: 2010/0060294 (2010-03-01), Suda
Heydari, Payam , et al., “Design of Ultrahigh-Speed Low-Voltage CMOS CML Buffers and Latches”,IEEE Transactions on Very Large Scale Integration(VLSI)Systems, 12(10), (Oct. 2004),1081-1093.
Maneatis, John G., “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”,IEEE Journal of Solid-State Circuits, 31(11), (Nov. 1996),1723-1732.
Mizuno, Masayuki , et al., “A GHz MOS Adaptive Pipeline Technique Using MOS Current-Mode Logic”,IEEE Journal of Solid-State Circuits, vol. 31, No. 6, (Jun. 1996),784-791.
Sidiropoulos, Stefanos , et al., “A Semidigital Dual Delay-Locked Loop”,IEEE Journal of Solid-State Circuits, vol. 32 (Nov. 1997),1683-1692.
Tanabe, Akira , et al., “0.18m CMOS 10-Gb/s Multiplexer/Demultiplexer ICs Using Current Mode Logic with Tolerance to Threshold Voltage Fluctuation”,IEEE Journal of Solid-State Circuits, 36(6), (Jun. 2001),988-996.

Affiliated with

Also associated with

Rating

Clock distribution apparatus, systems, and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock distribution apparatus, systems, and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock distribution apparatus, systems, and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4258705