Clock data recovery loop with separate proportional path

Details Clock data recovery loop with separate proportional path Clock data recovery loop with separate proportional path

2005-06-29

2009-08-25

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S326000, C375S376000

Reexamination Certificate

active

07580497

ABSTRACT:
A clock data recovery loop that can be used over a wide range of data rates and maintain second-order behavior includes a nonlinear (e.g., Bang-Bang) phase detector, a charge pump, an RC loop filter, and signal generator (e.g., a voltage controlled oscillator (VCO)). At low data rates, the loop may be operated with the charge pump and loop filter with stable second-order behavior, with the resistor R of the loop filter serving as a proportional path. A separate proportional path is also provided that provides phase detector output directly to a control input of the VCO, while the resistor R of the loop filter is also bypassed. As increasing data rates give rise to third-order effects, the separate proportional path may be activated to maintain second-order behavior.

REFERENCES:
patent: 4118674 (1978-10-01), Ball
patent: 4745372 (1988-05-01), Miwa
patent: 4757816 (1988-07-01), Ryan et al.
patent: 6396890 (2002-05-01), Turner
patent: 7106140 (2006-09-01), Mone
patent: 2005/0030001 (2005-02-01), Jasa et al.
patent: 2005/0134491 (2005-06-01), Huang et al.
patent: 2005/0231297 (2005-10-01), Aparin et al.
Cao, J., et al., “OC-192 Receiver in Standard 0.18μm CMOS,”IEEE International Solid-State Circuits Conference 2002, Digest of Technical Papers, pp. 250, 251, 464 (Feb. 2002).
Walker, R., et al., “A 2.488-Gbit/s Silicon Bipolar Clock and Data Recovery Circuit for SONET Fiber-Optic Communications Networks,”The Hewlett-Packard Journal, vol. 48, No. 5, pp. 111-119 (Hewlett-Packard Co., Dec. 1997).
Greshishchev, Y.M., et al., “A fully integrated SiGe receiver IC for 10-Gb/s data rate,”IEEE J. Solid-State Circuits, vol. 35, No. 12, pp. 1949-1957 (Dec. 2000).
Lee, J., et al., “Analysis and modeling of bang-bang clock and data recovery circuits,”IEEE J. Solid-State Circuits, vol. 39, No. 9, pp. 1571-1580 (Sep. 2004).
Ramezani, M., et al., “Analysis of a Half-Rate Bang-Bang Phase-Locked-Loop,”IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 49, No. 7, pp. 505-509 (Jul. 2002).
Walker, R.C., “Designing bang-bang PLLs for clock and data recovery in serial data transmission systems,”Phase-locking in high-performance systems—from devices to architectures, B. Razavi, Ed., pp. 34-45 (Wiley-IEEE Press, 2003).

Affiliated with

Also associated with

Rating

Clock data recovery loop with separate proportional path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock data recovery loop with separate proportional path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock data recovery loop with separate proportional path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4131932