Clock controller with clock source fail-safe logic

Details Clock controller with clock source fail-safe logic Clock controller with clock source fail-safe logic

2007-11-13

2007-11-13

Trujillo, James K. (Department: 2116)

Electrical computers and digital processing systems: support

Computer power control

Power conservation

C713S300000, C327S018000, C327S020000, C327S144000, C327S152000, C327S292000, C327S298000, C714S002000, C714S047300, C714S798000, C714S799000

Reexamination Certificate

active

10764391

ABSTRACT:
A microcontroller integrated circuit with a clock controller and a processor automatically switches the source of the clock signal that clocks the processor from a failed fast external precision oscillator to a slow internal backup oscillator, then enables a fast internal precision oscillator, and finally switches to the fast internal precision oscillator. A failure detection circuit within the clock controller detects a failure of the external precision oscillator and sends an associated interrupt signal to the processor. The clock controller decouples the external oscillator from the processor and couples the backup oscillator to the processor. The microcontroller integrated circuit then enables the fast internal precision oscillator, decouples the backup oscillator, and couples the fast internal precision oscillator to the processor. The microcontroller integrated circuit conserves power by powering up the fast internal precision oscillator only after the external clock source has failed and by then disabling the failure detection circuit.

REFERENCES:
patent: 4144448 (1979-03-01), Pisciotta et al.
patent: 4255789 (1981-03-01), Hartford et al.
patent: 4374361 (1983-02-01), Holden
patent: 4379993 (1983-04-01), Holden
patent: 4653054 (1987-03-01), Liu et al.
patent: 4698829 (1987-10-01), Di Giulio
patent: 5369377 (1994-11-01), Benhamida
patent: 5404363 (1995-04-01), Krause et al.
patent: 5418481 (1995-05-01), Sikkink et al.
patent: 5511209 (1996-04-01), Mensch, Jr.
patent: 5517638 (1996-05-01), Szczepanek
patent: 5561390 (1996-10-01), Hiiragizawa
patent: 5561792 (1996-10-01), Ganapathy
patent: 5604452 (1997-02-01), Huang
patent: 5790609 (1998-08-01), Swoboda
patent: 5828243 (1998-10-01), Bagley
patent: 6008671 (1999-12-01), Kang
patent: 6246261 (2001-06-01), Monceau
patent: 6266780 (2001-07-01), Grundvig et al.
patent: 6292045 (2001-09-01), Bongiorno et al.
patent: 6341355 (2002-01-01), Rutherford et al.
patent: 6429698 (2002-08-01), Young
patent: 6456146 (2002-09-01), Darmon et al.
patent: 6469544 (2002-10-01), Kimura
patent: 6556044 (2003-04-01), Langhammer et al.
patent: 6816979 (2004-11-01), Chen et al.
patent: 6845454 (2005-01-01), Kim
patent: 6938176 (2005-08-01), Alben et al.
patent: 6970045 (2005-11-01), Lichter et al.
patent: 7062675 (2006-06-01), Kemeny et al.
patent: 2002/0091785 (2002-07-01), Ohlenbusch et al.
patent: 2002/0091961 (2002-07-01), Inoue
patent: 2003/0079152 (2003-04-01), Triece

Affiliated with

Also associated with

Rating

Clock controller with clock source fail-safe logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock controller with clock source fail-safe logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock controller with clock source fail-safe logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3869808