Clock control method and apparatus for a memory array

Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C713S500000, C713S600000

Reexamination Certificate

active

11050580

ABSTRACT:
A clock control method and apparatus are provided employing a clock control circuit which generates an array clock for a memory array from a system clock and a reset control signal. The reset control signal is one of a plurality of input control signals to the clock control circuit. When the system clock is below a predefined frequency threshold, the reset control signal is an array tracking reset signal, wherein the active pulse width of the array clock is system clock frequency independent, and when the system clock is above the predefined frequency threshold, the reset control signal is a mid-cycle reset signal, meaning that the active pulse width of the array clock is system clock frequency dependent. A bypass signal is provided as a third input control signal, which when active causes the clock control circuit to output an array clock which mirrors the system clock.

REFERENCES:
patent: 4851711 (1989-07-01), Chan et al.
patent: 5172010 (1992-12-01), Montegari
patent: 5336939 (1994-08-01), Eitrheim et al.
patent: 5420467 (1995-05-01), Huott et al.
patent: 5615169 (1997-03-01), Leung
patent: 5708624 (1998-01-01), Leung

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Clock control method and apparatus for a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock control method and apparatus for a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock control method and apparatus for a memory array will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3836739

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.