Clock architecture for a frequency-based tester

Details Clock architecture for a frequency-based tester Clock architecture for a frequency-based tester

2005-12-13

2005-12-13

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

C375S371000, C375S376000, C375S356000, C375S327000, C375S140000, C375S152000

Reexamination Certificate

active

06976183

ABSTRACT:
A clock system is disclosed for distributing and generating a digital clock signal for a plurality of electronic assemblies. The clock system includes a remote fixed-frequency clock for generating a first clock signal of a first frequency and a plurality of local clock modules. The local clock modules are respectively disposed on the plurality of electronic assemblies and each include synthesizer circuitry for creating a variable clock signal of a different frequency than the first frequency. Fanout circuitry is coupled between the remote fixed frequency clock and the plurality of local clock modules to distribute the first clock signal.

REFERENCES:
patent: 5153883 (1992-10-01), Hayashi et al.
patent: 5481573 (1996-01-01), Jacobowitz et al.
patent: 5710517 (1998-01-01), Meyer
patent: 5712883 (1998-01-01), Miller et al.
patent: 5917834 (1999-06-01), Arkin
patent: 5935256 (1999-08-01), Lesmeister
patent: 6028439 (2000-02-01), Arkin et al.
patent: 6111712 (2000-08-01), Vishakhadatta et al.
patent: 6121816 (2000-09-01), Tonks et al.
patent: 6130552 (2000-10-01), Jefferson et al.
patent: 6188253 (2001-02-01), Gage et al.
patent: 6208702 (2001-03-01), Ghoshal
patent: 6281727 (2001-08-01), Hattori
patent: 6621882 (2003-09-01), Denny et al.
patent: 6643791 (2003-11-01), Teodorescu
patent: 6693987 (2004-02-01), Hattori
L. Ashby, Asic Clock Distribution Using a Phase Locked Loop (PLL), Sep. 1991, pp. P1-6.1-6.3, IEEE, New York, NY.

Affiliated with

Also associated with

Rating

Clock architecture for a frequency-based tester does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock architecture for a frequency-based tester, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock architecture for a frequency-based tester will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3500687