Clock and data regenerator with demultiplexer function

Details Clock and data regenerator with demultiplexer function Clock and data regenerator with demultiplexer function

2005-05-03

2005-05-03

Phu, Phuong (Department: 2631)

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

C375S376000, C375S355000, C327S156000, C327S159000, C327S147000

Reexamination Certificate

active

06888906

ABSTRACT:
Clock and data regenerator with demultiplexer function wherein the clock and phase generator operates with four sampling flip-flops whose output signals are compared with one another with the aid of two pairs of EXOR elements. The associated phase signals generated by the EXOR elements are added and compared with one another. The phase regulating voltage thus obtained controls an oscillator which generates the sampling clock signals.

REFERENCES:
patent: 5317283 (1994-05-01), Korhonen
patent: 5418822 (1995-05-01), Schlachter et al.
patent: 6064707 (2000-05-01), Woodman, Jr.
patent: 6236696 (2001-05-01), Aoki et al.
patent: 6262611 (2001-07-01), Takeuchi
patent: 6269137 (2001-07-01), Colella et al.
patent: 6373911 (2002-04-01), Tajima et al.
patent: 6765975 (2004-07-01), Dunning et al.
patent: 197 17 586 (1998-08-01), None
IEEE Journal of Solid State Circuits, vol. 34, No. 9, Sep. 1999, pp. 1320-1324.

Affiliated with

Also associated with

Rating

Clock and data regenerator with demultiplexer function does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock and data regenerator with demultiplexer function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock and data regenerator with demultiplexer function will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3463621