Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2004-03-25
2008-11-25
Liu, Shuwang (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C375S354000, C375S371000, C375S375000, C375S376000, C327S001000, C709S248000
Reexamination Certificate
active
07457391
ABSTRACT:
A clock and data recovery unit for recovering a received serial data bit stream having: phase adjustment means for adjustment of a sampling time in the center of a unit interval of the received data bit stream, wherein the phase adjustment means comprises means for generating equidistant reference phase signals, a phase interpolation unit, an oversampling unit, a serial-to-parallel-conversion unit, a binary phase detection unit, and a loop filter; and data recognition means for recovery of the received data stream which includes a number of parallel data recognition FIR-Filters, wherein each data recognition FIR-Filter comprises a weighting unit, a summing unit, and a comparator unit.
REFERENCES:
patent: 6646822 (2003-11-01), Tuttle et al.
patent: 7149269 (2006-12-01), Cranford et al.
patent: 7197102 (2007-03-01), Rhee et al.
patent: 7292662 (2007-11-01), Gregorius
patent: 2002/0080898 (2002-06-01), Agazzi et al.
patent: 2006/0181797 (2006-08-01), Sugawara et al.
patent: 19922804 (1999-11-01), None
patent: WO97/28624 (1997-08-01), None
Gregorius Peter
Pentchev Petyo
Infineon - Technologies AG
Jenkins Wilson Taylor & Hunt, P.A.
Liu Shuwang
Singh Hirdepal
LandOfFree
Clock and data recovery unit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Clock and data recovery unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock and data recovery unit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4046332