Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2000-03-09
2003-07-29
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06601229
ABSTRACT:
TECHNICAL FIELD
The present invention relates to verification or simulation of a design using behavioral models structured in a Client/Server configuration. Each model consists of a physical part which presents the external interface, and a functional part which stores the state of the model and presents an internal procedural interface. A testcase is a set of procedure calls which exercise such models written in VHDL.
BACKGROUND OF THE INVENTION AND PRIOR ART
Logic verification is a large and growing component of an ASIC design and development effort. Based on the experiences of past design efforts, it has become immensely clear that the number of testcases written during the course of a project (on the order of hundreds) far out numbers the total number of behavioral models (on the order of tens) which comprise a typical testbench. A large fraction of all verification resource is consumed in writing and debugging the large set of testcases. This impacts directly the quality of logic verification achievable with in the project resource constraints.
SUMMARY OF THE INVENTION
A system, method and computer program features of the present invention, relate to verification or simulation of a design using behavioral models structured in a Client/Server configuration. Each model consists of a physical part which presents the external interface, and a functional part which stores the state of the model and presents an internal procedural interface. A testcase is a set of procedure calls which exercise such models, written in VHDL. The present invention describes the architecture and implementation of a client/server behavioral model and procedural approach for testcase development which results in significant gain in productivity, quality of logic verification, and portability.
REFERENCES:
patent: 5544067 (1996-08-01), Rostoker et al.
patent: 5572437 (1996-11-01), Rostoker et al.
patent: 5812780 (1998-09-01), Chen et al.
patent: 5910898 (1999-06-01), Johannsen
patent: 5953519 (1999-09-01), Fura
patent: 5960188 (1999-09-01), Linke et al.
patent: 5966707 (1999-10-01), Van Huben et al.
patent: 5991523 (1999-11-01), Williams et al.
patent: 5999734 (1999-12-01), Willis et al.
patent: 6157947 (2000-12-01), Watanabe et al.
patent: 6208954 (2001-03-01), Houtchens
patent: 6272523 (2001-08-01), Factor
G. Stamatakos, “Using web technology and Meta-computing to Visualize a Simplified stimulation model . . . ” Information Tech. Applications in Biomedicine 1999 IEEE EMBS intern. Confer. p. 31-32.*
Tsai, “Intelligent E-mail Management System” 0-7803-5731-0 IEEE 1999 p. V-824-829.
Niederer Theron Paul
Singh Raj Kumar
Trombley Michael Raymond
International Business Machines - Corporation
Lee Jr. Granvill D
Smith Matthew
LandOfFree
Client/server behavioral modeling and testcase development... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Client/server behavioral modeling and testcase development..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Client/server behavioral modeling and testcase development... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3064706