Clamping and de-clamping semiconductor wafers on a J-R...

Details Clamping and de-clamping semiconductor wafers on a J-R... Clamping and de-clamping semiconductor wafers on a J-R...

2006-07-04

2006-07-04

Sircus, Brian (Department: 2836)

Electricity: electrical systems and devices

Electric charge generating or conducting means

Use of forces of electric charge or field

Reexamination Certificate

active

07072166

ABSTRACT:
The present invention is directed to a method and a system for clamping a wafer to a J-R electrostatic chuck using a single-phase square wave AC clamping voltage. The method comprises determining a single-phase square wave clamping voltage for the J-R electrostatic chuck, wherein the determination is based, at least in part, on a minimum residual clamping force associated with the wafer and the electrostatic chuck and a surface topography of a leaky dielectric layer associated therewith. The wafer is placed on the electrostatic chuck; and the determined clamping voltage is applied to the electrostatic chuck, therein electrostatically clamping the wafer to the electrostatic chuck, wherein at least the minimum residual clamping force is maintained during a polarity switch of the single-phase square wave clamping voltage. The determination of the surface topography comprises a first gap and a second gap between the wafer and the electrostatic chuck and an island area ratio, wherein a difference in RC time constants associated with the respective first gap and second gap is provided such that at least the minimum residual clamping force is maintained during the polarity switch. Upon removal of the square wave clamping voltage, the de-clamping time is substantially reduced, and corresponds to the pulse width of the square wave clamping voltage.

REFERENCES:
patent: 3566959 (1971-03-01), Koltuniak et al.
patent: 4788627 (1988-11-01), Ehlert et al.
patent: 5103367 (1992-04-01), Horwitz et al.
patent: 5117121 (1992-05-01), Watanabe et al.
patent: 5155652 (1992-10-01), Logan et al.
patent: 5325261 (1994-06-01), Horwitz
patent: 5444597 (1995-08-01), Blake et al.
patent: 5452177 (1995-09-01), Frutiger
patent: 5583736 (1996-12-01), Anderson et al.
patent: 5810933 (1998-09-01), Mountsier et al.
patent: 5838529 (1998-11-01), Shufflebotham et al.
patent: 5880922 (1999-03-01), Husain
patent: 5880924 (1999-03-01), Kumar et al.
patent: 5916689 (1999-06-01), Collins et al.
patent: 5958813 (1999-09-01), Aida et al.
patent: 6077357 (2000-06-01), Rossman et al.
patent: 6117246 (2000-09-01), Parkhe et al.
patent: 6149774 (2000-11-01), Sun et al.
patent: 6215643 (2001-04-01), Nagasaki
patent: 6236555 (2001-05-01), Leeser
patent: 6378600 (2002-04-01), Moslehi
patent: 6388861 (2002-05-01), Frutiger
patent: 6414834 (2002-07-01), Weldon et al.
patent: 6452775 (2002-09-01), Nakajima
patent: 6905984 (2005-06-01), Kellerman et al.
patent: 6946403 (2005-09-01), Kellerman et al.
patent: 2002/0173059 (2002-11-01), Ma
patent: 10-284583 (1998-10-01), None

Affiliated with

Also associated with

Rating

Clamping and de-clamping semiconductor wafers on a J-R... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clamping and de-clamping semiconductor wafers on a J-R..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clamping and de-clamping semiconductor wafers on a J-R... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3557488