Circuits with transient isolation operable in a low power state

Details Circuits with transient isolation operable in a low power state Circuits with transient isolation operable in a low power state

2011-03-08

2011-03-08

Doan, Nghia M (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000, C716S030000, C716S030000, C700S011000, C700S012000, C700S022000, C700S023000, C712S032000, C712S033000, C712S034000, C712S035000, C713S300000, C713S310000, C713S320000, C713S321000, C713S323000, C713S324000

Reexamination Certificate

active

07904838

ABSTRACT:
An integrated circuit includes a core-logic providing a core-logic output, a latch in communication with the core-logic to store a state of the core-logic output, and an isolation circuit for selectively interconnecting the core-logic output to an input of the latch. The circuit also includes and a power consumption controller in communication with the core-logic, the latch and the isolation circuit, for controlling the latch to store a state of the core-logic output, and output a corresponding signal. The controller is further operable to signal the isolation circuit to isolate the core-logic output from the latch by providing an output corresponding to predetermined value and transition the core-logic from a high power state and a low power state. This prevents transient signals from propagating to interconnected circuit blocks and external devices.

REFERENCES:
patent: 5598364 (1997-01-01), McCall et al.
patent: 6091261 (2000-07-01), De Lange
patent: 6480817 (2002-11-01), Peters et al.
patent: 6883152 (2005-04-01), Bednar et al.
patent: 6924661 (2005-08-01), Buffet et al.
patent: 6977833 (2005-12-01), Day et al.
patent: 7080341 (2006-07-01), Eisenstadt et al.
patent: 2005/0184758 (2005-08-01), Hoberman et al.
Chandran, Ravi, “Power Dissipation in High-End Integrated Communication Processors”, Electrical Design News, May 25, 2006, pp. 63-69, Available online: <http://www.edn.com/article/CA6335307.html>.
Kumar, Udhaya, “Simulation Mismatches Can Foul Up Test-Pattern Verification”, Electronic Design, Aug. 4, 2005, Penton Media Inc., Available online: <http://electronicdesign.com/Articles/Index.cfm?ArticleID=10821>.
Kim, Nam Sung et al., “Leakage Current: Moore's Law Meets Static Power”, Dec. 2003, pp. 68-75, IEEE Computer Society.

Affiliated with

Also associated with

Rating

Circuits with transient isolation operable in a low power state does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits with transient isolation operable in a low power state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits with transient isolation operable in a low power state will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2728687