Circuits, systems, and methods for reducing simultaneous...

Static information storage and retrieval – Read/write circuit – Noise suppression

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S226000, C365S227000, C365S228000, C365S229000

Reexamination Certificate

active

07894285

ABSTRACT:
Memory devices and methods are provided for reducing simultaneous switching output noise and power supply noise during burst data write and refresh operations. An embodiment of a memory device according to the present invention includes a first power domain coupled to some of the components of the memory device and a second power domain coupled to different components of the memory device. One or more distributed power domain coupling circuits may be coupled to the first and second power domains. The power domain coupling circuit includes a controller configured to generate an enable signal responsive to control signals, data signals, or any combination thereof. The power domain coupling circuit also includes coupling circuitry coupled to the first and second power domains and coupled to the controller. The coupling circuitry is configured to couple the first and second power domains together responsive to the enable signal.

REFERENCES:
patent: 5144161 (1992-09-01), Inaba
patent: 5220209 (1993-06-01), Seymour
patent: 5517130 (1996-05-01), Sandhu
patent: 5734277 (1998-03-01), Hu et al.
patent: 5781473 (1998-07-01), Javanifard et al.
patent: 5786709 (1998-07-01), Kirsch et al.
patent: 6498761 (2002-12-01), Banba et al.
patent: 7724603 (2010-05-01), Choy et al.
patent: 2010/0042858 (2010-02-01), Padhye et al.
patent: 2004/0087420 (2004-10-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuits, systems, and methods for reducing simultaneous... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuits, systems, and methods for reducing simultaneous..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems, and methods for reducing simultaneous... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2635856

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.