Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-12-13
2005-12-13
Chaki, Kakali (Department: 2193)
Electrical computers and digital processing systems: processing
Processing control
Branching
C712S237000, C717S161000
Reexamination Certificate
active
06976157
ABSTRACT:
Branch prediction circuitry including a bimodal branch history table, a fetch-based branch history table and a selector table is provided. The local branch history table includes a plurality of entries each for storing a prediction value and accessed by selected bits of a branch address. The fetch-based branch history table included a plurality of entries for storing a prediction value and accessed by a pointer generated from selected bits of the branch address and bits from a history register. The selector table includes a plurality of entries each for storing a selection bit and accessed by a pointer generated from selected bits from the branch address and bits from the history register, each selector bit is used for selecting between a prediction value accessed from the local history table and a prediction value accessed from the fetch-based history table.
REFERENCES:
patent: 5142634 (1992-08-01), Fite et al.
patent: 5367703 (1994-11-01), Levitan
patent: 5414822 (1995-05-01), Saito et al.
patent: 5553253 (1996-09-01), Pan et al.
patent: 5564118 (1996-10-01), Steely, Jr. et al.
patent: 5706322 (1998-01-01), Scalo et al.
patent: 5737381 (1998-04-01), Shimomura et al.
patent: 5758142 (1998-05-01), McFarling et al.
patent: 5794028 (1998-08-01), Tran
patent: 5805878 (1998-09-01), Rahman et al.
patent: 5875325 (1999-02-01), Talcott
patent: 5935238 (1999-08-01), Talcott et al.
patent: 5964869 (1999-10-01), Talcott et al.
patent: 6233678 (2001-05-01), Bala
patent: 6272624 (2001-08-01), Giacalone et al.
patent: 6289441 (2001-09-01), Talcott et al.
patent: 6332189 (2001-12-01), Baweja et al.
patent: 6374349 (2002-04-01), McFarling
Patt et al. “Alternative Implementations of Hybrid Branch Predictors”, Proceedings of the 28th Annual Symposium on Microarchitecture, 1995, pp. 252-257.
Hennessy et al. Computer Architecture: A Quantitative Approach, Morgan Kaufmann Publishers, Inc.; 1996; pp. 269.
Patt et al., “Alternative Implementations of Two-Level Adaptive Branch Prediction”, The 19thAnnual Symposium on Computer Architecture, 1992; pp. 124-134.
Chang et al., “Branch Prediction Using Both Global and Local Branch History Information”, IEEE Proc.-Computer Digital TEch., vol. 149, No. 2, Mar. 2002; pp. 33-38.
McFarling, Scott; “Combining Branch Predictors”; Western Research Laboratory, Digital; Jun. 1993.
Patt et al.; “Alternative Implementations of Hybrid Branch Predictors”; IEEE; 1995; p. 252-257.
Sippl et al.; “Computer Dictionary and Handbook”; Howard W. Sams & Co., Inc.; 1982; pp. 118, 119, 209.
“Drummond” James R.; “Instant Counters—A Primer for the Ignorant or Forgetful”; Oct. 1997; pp. 1-4.
Chaki Kakali
Winstead Sechrest & Minick P.C.
Wood William H.
LandOfFree
Circuits, systems and methods for performing branch... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, systems and methods for performing branch..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems and methods for performing branch... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3498332