Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Patent
1997-10-31
2000-05-09
Beausoliel, Jr., Robert W.
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
39550005, G06F 1100
Patent
active
060618116
ABSTRACT:
A microprocessor (10) operating in response to a clock signal (CLK) having a clock period. The microprocessor includes a readable memory (16), and this readable memory stores code (BIST) for performing diagnostic evaluations of the microprocessor. The diagnostic evaluations include a first evaluation to occur under non-failure operation at a first clock period (24) and a last evaluation to occur under non-failure operation at a last clock period (26). The microprocessor further includes circuitry (14) for issuing a series of addresses to the readable memory in order to address the code for performing diagnostic evaluations of the microprocessor. Still further, the microprocessor includes a conductor (D0) externally accessible and for providing a signal from the microprocessor. Lastly, the microprocessor includes circuitry (12) for outputting a diagnostic signal on the externally accessible conductor during performance of the diagnostic evaluations. Given the externally accessible conductor, divergence of the diagnostic signal from a predetermined pattern before the last dock period indicates a failure of the diagnostic evaluations before the last clock period.
REFERENCES:
patent: 5301156 (1994-04-01), Talley
patent: 5491790 (1996-02-01), Keeley et al.
patent: 5515501 (1996-05-01), LaBerge et al.
patent: 5548713 (1996-08-01), Petry et al.
patent: 5553236 (1996-09-01), Revilla et al.
patent: 5638382 (1997-06-01), Krick et al.
patent: 5657330 (1997-08-01), Matsumoto
patent: 5661732 (1997-08-01), Lo et al.
patent: 5668817 (1997-09-01), Adham
patent: 5732209 (1998-03-01), Vigil et al.
patent: 5883843 (1999-03-01), Hii et al.
Bondi James O.
Graber Joel J.
Johnsen John M.
Steiss Donald E.
Beausoliel, Jr. Robert W.
Donaldson Richard L.
Iqbal Nadeem
Texas Instruments Incorporated
LandOfFree
Circuits, systems, and methods for external evaluation of microp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits, systems, and methods for external evaluation of microp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits, systems, and methods for external evaluation of microp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1075729