Electronic digital logic circuitry – Interface – Current driving
Reexamination Certificate
2011-06-28
2011-06-28
Barnie, Rexford N (Department: 2819)
Electronic digital logic circuitry
Interface
Current driving
C326S081000, C326S056000, C326S058000
Reexamination Certificate
active
07969196
ABSTRACT:
Method and apparatus are provided for buffering a data signal to a low voltage logic device. A circuit for buffering the data signal to the low voltage logic device includes an output buffer and an N-type transistor. The output buffer has an input and an output, where the input is configured to receive the data signal. The output buffer is configured to produce an output signal based on the data signal, and the output signal has a maximum potential. The N-type transistor has a source coupled to the output, a drain configured to couple to the low voltage logic device, and a gate configured to receive a bias potential, where the bias potential is greater than the maximum potential.
REFERENCES:
patent: 4464589 (1984-08-01), Moriyasu et al.
patent: 4623799 (1986-11-01), Nyman, Jr.
patent: 4678943 (1987-07-01), Uragami et al.
patent: 4825108 (1989-04-01), Burton et al.
patent: 4855623 (1989-08-01), Flaherty
patent: 4970413 (1990-11-01), Eden et al.
patent: 4988899 (1991-01-01), Jansson
patent: 5006739 (1991-04-01), Kimura et al.
patent: 5039892 (1991-08-01), Luich
patent: 5107144 (1992-04-01), Hirayama
patent: 5140192 (1992-08-01), Nogle
patent: 5149991 (1992-09-01), Rogers
patent: 5159426 (1992-10-01), Harrington, III
patent: 5181091 (1993-01-01), Harrington, III
patent: 5216294 (1993-06-01), Ryu
patent: 5324971 (1994-06-01), Notley
patent: 5387830 (1995-02-01), Kukimoto
patent: 5495198 (1996-02-01), Chen
patent: 5528064 (1996-06-01), Thiel et al.
patent: 5610425 (1997-03-01), Quigley et al.
patent: 5631579 (1997-05-01), Miki et al.
patent: 6346829 (2002-02-01), Coddington
patent: 6366124 (2002-04-01), Kwong
patent: 6560081 (2003-05-01), Vashchenko et al.
patent: 7027332 (2006-04-01), Kuo et al.
patent: 7046036 (2006-05-01), Chen et al.
patent: 7068091 (2006-06-01), Kwong
patent: 2003/0010528 (2003-01-01), Niles
patent: 2003/0085735 (2003-05-01), Hagedorn
patent: 2004/0216026 (2004-10-01), Ferraiolo et al.
patent: 2004/0265497 (2004-12-01), Niles et al.
patent: 2005/0275988 (2005-12-01), Hunninghaus et al.
Bennett Paul T.
Pigott John M.
Barnie Rexford N
Freescale Semiconductor Inc.
Hammond Crystal L
Ingrassia Fisher & Lorenz P.C.
LandOfFree
Circuits and methods for buffering and communicating data... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits and methods for buffering and communicating data..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and methods for buffering and communicating data... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2686383