Static information storage and retrieval – Read/write circuit – Having fuse element
Reexamination Certificate
2002-08-29
2004-06-15
Nguyen, Tan T. (Department: 2818)
Static information storage and retrieval
Read/write circuit
Having fuse element
C365S145000, C257S530000
Reexamination Certificate
active
06751150
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates generally to integrated circuits, and more particularly, to circuits and methods to protect a gate dielectric antifuse.
BACKGROUND
Integrated circuits are interconnected networks of electrical components fabricated on a common foundation called a substrate. The electrical components are typically fabricated on a wafer of semiconductor material that serves as a substrate. Various fabrication techniques, such as layering, doping, masking, and etching, are used to build millions of resistors, transistors, and other electrical components on the wafer. The components are then wired together, or interconnected, to define a specific electrical circuit, such as a processor or a memory device.
Fusible elements are employed in integrated circuits to permit changes in the configuration of the integrated circuits after fabrication. For example, fusible elements may be used to replace defective circuits with redundant circuits. Memory devices are typically fabricated with redundant memory cells. The redundant memory cells may be enabled with fusible elements after fabrication to replace defective memory cells found during a test of fabricated memory devices. Fusible elements are also used to customize the configuration of a generic integrated circuit after it is fabricated, or to identify an integrated circuit.
One type of fusible element is a polysilicon fuse. The polysilicon fuse comprises a polysilicon conductor fabricated to conduct electrical current on an integrated circuit. A portion of the polysilicon fuse may be evaporated or opened by a laser beam to create an open circuit between terminals of the polysilicon fuse. The laser beam may be used to open selected polysilicon fuses in an integrated circuit to change its configuration. The use of polysilicon fuses is attended by several disadvantages. Polysilicon fuses must be spaced apart from each other in an integrated circuit such that when one of them is being opened by a laser beam the other polysilicon fuses are not damaged. A bank of polysilicon fuses therefore occupies a substantial area of an integrated circuit. In addition, polysilicon fuses cannot be opened once an integrated circuit is placed in an integrated circuit package, or is encapsulated in any manner.
Another type of fusible element is an antifuse. An antifuse comprises two conductive terminals separated by an insulator or a dielectric, and is fabricated as an open circuit. The antifuse is programmed by applying a high voltage across its terminals to rupture the insulator and form an electrical path between the terminals.
Antifuses have several advantages that are not available with fuses. A bank of antifuses takes up much less area of an integrated circuit because they are programmed by a voltage difference that can be supplied on wires connected to the terminals of each of the antifuses. The antifuses may be placed close together in the bank, and adjacent antifuses are not at risk when one is being programmed. Antifuses may also be programmed after an integrated circuit is placed in an integrated circuit package, or encapsulated, by applying appropriate signals to pins of the package. This is a significant advantage for several reasons. First, an integrated circuit may be tested after it is in a package, and may then be repaired by replacing defective circuits with redundant circuits by programming selected antifuses. A generic integrated circuit may be tested and placed in a package before it is configured to meet the specifications of a customer. This reduces the delay between a customer order and shipment. The use of antifuses to customize generic integrated circuits also improves the production yield for integrated circuits because the same generic integrated circuit may be produced to meet the needs of a wide variety of customers.
Despite their advantages, the use of antifuses in integrated circuits is limited by a lack of adequate circuitry to support the programming and reading of the antifuses. There exists a need for improved circuits and methods for programming and reading antifuses in integrated circuits.
SUMMARY OF THE INVENTION
The above mentioned and other deficiencies are addressed in the following detailed description. According to embodiments of the present invention, an antifuse circuit is operated by coupling an elevated voltage to a first terminal of an antifuse, controlling current in the antifuse with a program driver circuit coupled to a second terminal of the antifuse, and shunting current around the antifuse with a bypass circuit coupled between the first terminal of the antifuse and the program driver circuit to protect the antifuse. The antifuse includes a layer of gate dielectric between the first terminal and the second terminal.
The embodiments of the present invention protect a gate dielectric antifuse, and facilitate all the advantages associated with the use of antifuses in integrated circuits.
REFERENCES:
patent: 4748490 (1988-05-01), Hollingsworth
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5194759 (1993-03-01), El-Ayat et al.
patent: 5299150 (1994-03-01), Galbraith et al.
patent: 5376566 (1994-12-01), Gonzales
patent: 5379250 (1995-01-01), Harshfield
patent: 5439835 (1995-08-01), Gonzales
patent: 5646879 (1997-07-01), Harshfield
patent: 5661045 (1997-08-01), Manning et al.
patent: 5714786 (1998-02-01), Gonzales et al.
patent: 5724282 (1998-03-01), Loughmiller et al.
patent: 5741720 (1998-04-01), Hawley et al.
patent: 5742555 (1998-04-01), Marr et al.
patent: 5789796 (1998-08-01), Kang et al.
patent: 5811869 (1998-09-01), Seyyedy et al.
patent: 5838620 (1998-11-01), Zagar et al.
patent: 5859543 (1999-01-01), Kolze
patent: 5978248 (1999-11-01), Marr et al.
patent: 5998274 (1999-12-01), Akram et al.
patent: 6005273 (1999-12-01), Gonzales et al.
patent: 6041008 (2000-03-01), Marr
patent: 6088282 (2000-07-01), Loughmiller et al.
patent: 6090693 (2000-07-01), Gonzales et al.
patent: 6194756 (2001-02-01), Gonzales
patent: 6233194 (2001-05-01), Marr et al.
patent: 6252293 (2001-06-01), Seyyedy et al.
patent: 6252422 (2001-06-01), Patel et al.
patent: 6271071 (2001-08-01), Gonzales
patent: 6285062 (2001-09-01), Marr
patent: 6300188 (2001-10-01), Gonzales
patent: 6384666 (2002-05-01), Bertin et al.
patent: 6448603 (2002-09-01), Gonzales
patent: 6456149 (2002-09-01), Cutter et al.
patent: 6515931 (2003-02-01), Marr et al.
patent: 6545928 (2003-04-01), Bell
patent: 6570805 (2003-05-01), McCollum
patent: 6630724 (2003-10-01), Marr
patent: 2001/0051407 (2001-12-01), Tran
patent: 2001/0054740 (2001-12-01), Marr
Candelier, P., et al., “One Time Programmable Drift Antifuse Cell Reliability”,IEEE International Reliability Physics Symposium Proceedings, San Jose, Ca,(2000), pp. 169-173.
Dabral, S., et al.,Basic ESD and I/O design, John Wiley & Sons, Inc, New York,(1998), pp. 260-263.
Dabral, Sanjay, et al.,Basic ESD and I/O Design, (1998), pp. 272.
De Graaf, C., et al., “A Novel High-Density Low-Cost Diode Programmable Read Only Memory”,IEDM Technical Digest, San Francisco, Ca,(1996),pp. 189-192.
Dobberpuhl, D.W., et al., “A 200-MHz 64-b Dual-Issue CMOS Microprocessor”,IEEE Journal of Solid-State Circuits, 27(11), (1992),pp. 1555-1567.
Hamdy, E., et al., “Dielectric based antifuse for logic and memory ICs”,IEDM, San Francisco, Ca,(1998),pp. 786-789.
Hower, P. L. et al., “Snapback and Safe Operating Area of ldmos Transistors”,IEDM, (1999),pp. 193-196.
Kalnitsky, A., et al., “CoSi2 integrated fuses on poly silicon for low voltage 0.18 micrometer CMOS applications”,IEDM, (1999), pp. 765-768.
Lee, H., et al., “THPM 13.4: An Experimental 1 Mb CMOS SRAM with Configurable Organization and Operation”,IEEE International Solid-State Circuits Conference, (1998),pp. 180-181, 359.
Ludikhuize, A. W., et al., “Analysis of hot-carrier-induced degradation and snapback in submicron 50V lateral MOS transistors”,IEEE, (1997),pp. 53-56.
Schroder, H U., et al., “High Voltage resistant ESD protection circuitry of 0.5um CMOS OTP/EPROM programming pin”,EOS/ESD Symposium, (1998),pp. 2A.6.1-2A.6.8.
Voldman, S.
Marr Kenneth W.
Porter John D.
Micro)n Technology, Inc.
Nguyen Tan T.
LandOfFree
Circuits and method to protect a gate dielectric antifuse does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuits and method to protect a gate dielectric antifuse, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuits and method to protect a gate dielectric antifuse will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3366059