Circuitry for reducing parasitic coupling in core memory

Static information storage and retrieval – Read/write circuit – Signals

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365209, 365232, G11C 702, G11C 1106

Patent

active

043002145

ABSTRACT:
A core memory system includes an array of toroidal ferrite cores, and also includes two hundred fifty-six X lines extending through a plurality of the cores, one hundred twenty-eight Y lines extending through a plurality of the cores, and eighteen sense-inhibit lines, each extending through a respective plurality of the cores. The X lines are organized as 16 groups, the first ends of all X lines in each respective group being electrically connected together at a common junction. The common junction is connected to a first lead of a first winding of a Balun transformer. The Balun transformer includes 17 identical windings about a toroidal core. The second end of the first winding is connected to the output of an address driver/receiver circuit. The second ends of each of the 16 X lines are connected to the second leads of respective ones of the remaining 16 windings of the Balun transformer. The second leads of each of the 16 windings are connected to respective address driver/receiver circuits. In operation, one of the 16 X lines of the first group is selected by one of the driver/receiver circuits, whereby it acts as a current sink. The remaining 15 X lines of the first group are unselected by their corresponding address drivers, so that no current can flow in the remaining 15 X lines. A current pulse produced by the first driver/receiver circuit flows through the first winding of the Balun transformer, inducing an identical current in the Balun transformer connected to the selected X line. Since the current flowing into the selected X line and the current flowing out of the selected X line must be identical, no charging of parasitic capacitances coupling the selected X line to other lines in the core array can occur. Deleterious effects of such capacitive coupling are thereby obviated.

REFERENCES:
patent: 3425035 (1969-01-01), Bobeck
patent: 3693176 (1972-09-01), Kenner
patent: 3982233 (1976-09-01), Crookshanks

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Circuitry for reducing parasitic coupling in core memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry for reducing parasitic coupling in core memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry for reducing parasitic coupling in core memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2365126

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.