Electrical computers and digital processing systems: memory – Addressing combined with specific memory configuration or... – Addressing cache memories
Patent
1996-05-31
1998-11-10
Swann, Tod R.
Electrical computers and digital processing systems: memory
Addressing combined with specific memory configuration or...
Addressing cache memories
364DIG1, 364DIG2, 3642434, 36424341, 711206, 711207, 711100, 711119, 711122, 711128, G06F 1200, G06F 1300
Patent
active
058359281
ABSTRACT:
A first group of memory locations stores information. The first group is arranged into multiple congruence classes of memory locations. The congruence classes include a first congruence class having more than one memory location. A second group of memory locations stores information from the first group of memory locations. Directory locations store information relating the first and second groups of memory locations. The directory locations include a first directory location able to store information relating a particular one of the second group of memory locations to any memory location of more than one of the congruence classes including the first congruence class.
REFERENCES:
patent: 3723976 (1973-03-01), Alvarez et al.
patent: 3868642 (1975-02-01), Sachs
patent: 4077059 (1978-02-01), Cordi et al.
patent: 4441155 (1984-04-01), Fletcher et al.
patent: 4797814 (1989-01-01), Brenza
patent: 4807110 (1989-02-01), Pomerene et al.
patent: 4872138 (1989-10-01), Ciacci
patent: 4905188 (1990-02-01), Chuang et al.
patent: 5014195 (1991-05-01), Farrell et al.
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5353424 (1994-10-01), Parton et al.
patent: 5392410 (1995-02-01), Liu
patent: 5410663 (1995-04-01), Blackburn et al.
patent: 5446850 (1995-08-01), Jeremiah et al.
IBM Technical Disclosure Bulletin, vol. 26, No. 11, Apr. 1984, pp. 6069-6070, "Cross-Interrogate Directory for a Real, Virtual or Combined Real/Virtual Cache".
IBM Technical Disclosure Bulletin, vol. 31, No. 8, Dec. 1989, pp. 444-447, "One-Cycle Cache Design".
IBM Technical Disclosure Bulletin, vol. 31, No. 8, Jan. 1989, pp. 12-13, "Effecting a One-Cycle Cache Access in a Pipeline Having Combined D/A Using a BLAT".
IBM Technical Disclosure Bulletin, vol. 21, No. 2, Jul. 1978, pp. 663-664, "Fast Address Translation in Systems Using Virtual Addresses and a Cache Memory".
IBM Technical Disclosure Bulletin, vol. 21, No. 11, Apr. 1979, p. 4541, "Cache Management System Using Virtual and Real Tags in the Cache Directory".
IBM Technical Disclosure Bulletin, vol. 23, No. 9, Feb. 1981, pp. 3969-3971, "Reference Associative Cache Mapping".
IBM Technical Disclosure Bulletin, vol. 32, No. 5B, Oct. 1989, pp. 415-417, "Interface Logic Control for a Fully Associative Table Lookup/Lookaside Buffer".
IBM Technical Disclosure Bulletin, vol. 33, No. 1A, Jun. 1990, pp. 287-290, "Array Address Relocation Mechanism".
IBM Technical Disclosure Bulletin, vol. 33, No. 3A, Aug. 1990, pp. 326-327, "Performance Enhancement for Multiprocessor Virtual Address Caches".
IBM Technical Disclosure Bulletin, vol. 34, No. 4A, Sep. 1991, pp. 154-157, "Pass-Device Magnitude Comparator Cell".
IBM Technical Disclosure Bulletin, vol. 34, No. 5, Oct. 1991, pp. 204-207, "Look-up for Logical Address-Based Cache Directory".
IBM Technical Disclosure Bulletin, vol. 34, No. 7B, Dec. 1991, pp. 395-397, "Cache Directory Lookup with Partial Address".
Computing Surveys, vol. 14, No. 3, Sep. 1982, pp. 473-530, "Cache Memories" by A. Smith, University of California, Berkley.
Handy, Jim, The Cache Memory Book, Academic Press, Inc., pp. 49-53, Aug. 28, 1993.
Auslander Marc Alan
Chang Albert
Meade Robert Morris
Davis, Jr. Michael A.
International Business Machines - Corporation
McBurney Mark E.
Swann Tod R.
Thai Tuan V.
LandOfFree
Circuitry and method for relating first and second memory locati does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuitry and method for relating first and second memory locati, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for relating first and second memory locati will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1529118