Circuitry and method for performing branching without pipeline d

Details Circuitry and method for performing branching without pipeline d Circuitry and method for performing branching without pipeline d

1997-06-19

1999-07-27

Sheikh, Ayaz R.

Electrical computers and digital processing systems: processing

Processing control

Branching

712226, 712205, 712237, 712245, G06F 900, G06F 906

Patent

active

059283572

ABSTRACT:
The pipeline architecture minimizes delays incurred during execution of branch instructions. While a first instruction is executing, a second instruction is fetched and is ready for execution at the beginning of the next clock cycle. Control logic examines the fetched instruction during the first clock cycle to determine whether the instruction is a branch instruction which may indicate that the address of the next instruction is not the next sequential address. Flags which indicate the state of the system are examined to determine if the address of the instruction is the next sequential address or the address indicated in the branch instruction. As this is performed during the fetch clock cycle of the branch instruction, during execution of the branch instruction, the instruction at the address selected is fetched and is ready for execution without delay.

REFERENCES:
patent: Re35794 (1998-05-01), Johnson
patent: 4701842 (1987-10-01), Olnowich
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5293499 (1994-03-01), Jensen
patent: 5321820 (1994-06-01), Nakajima
patent: 5381531 (1995-01-01), Hanawa et al.
patent: 5434986 (1995-07-01), Kuslak et al.
patent: 5485587 (1996-01-01), Matsuo et al.
patent: 5504870 (1996-04-01), Mori et al.
patent: 5522053 (1996-05-01), Yoshida et al.
patent: 5530825 (1996-06-01), Black et al.
patent: 5581718 (1996-12-01), Grochowski et al.
patent: 5592637 (1997-01-01), Matsuo
patent: 5606676 (1997-02-01), Grochowski et al.
patent: 5615386 (1997-03-01), Amerson et al.
patent: 5642500 (1997-06-01), Inoue
patent: 5696958 (1997-12-01), Mowry et al.
patent: 5737561 (1998-04-01), Dulong
"Optimizing Systems Performance Based on Pentium Processors" by John Novitsky, Mani Azimi, Raheel Ghaznavi -Intel Corporation, Santa Clara, CA; pp. 63-72;1993 IEEE.

Affiliated with

Also associated with

Rating

Circuitry and method for performing branching without pipeline d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuitry and method for performing branching without pipeline d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuitry and method for performing branching without pipeline d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-874026