Static information storage and retrieval – Read/write circuit – Signals
Reexamination Certificate
2011-04-19
2011-04-19
Nguyen, Van Thu (Department: 2824)
Static information storage and retrieval
Read/write circuit
Signals
C365S193000, C365S233100, C365S233190, C713S400000, C713S401000
Reexamination Certificate
active
07929361
ABSTRACT:
A transceiver (222) includes a receive circuit (320), a transmit circuit (340), a shared delay locked loop (DLL) (360), and a controller (210). The receive circuit (320) has a first input coupled to an external data terminal, a second input coupled to an external data strobe terminal, and an output coupled to an internal data terminal. The transmit circuit (340) has a first input coupled to the internal data terminal, a second input for receiving an internal clock signal, a first output coupled to the external data terminal, and a second output coupled to the external data strobe terminal. The controller (210) enables the shared DLL (360) for use by the receive circuit (320) during a receive cycle, and enables the shared DLL (360) for use by the transmit circuit (340) during a transmit cycle.
REFERENCES:
patent: 5373255 (1994-12-01), Bray et al.
patent: 5440515 (1995-08-01), Chang et al.
patent: 5857095 (1999-01-01), Jeddeloh et al.
patent: 6691214 (2004-02-01), Li et al.
patent: 6791889 (2004-09-01), Peterson
patent: 6930932 (2005-08-01), Rentschler
patent: 7038971 (2006-05-01), Chung
patent: 7061941 (2006-06-01), Zheng
patent: 7117381 (2006-10-01), Kim et al.
patent: 7184323 (2007-02-01), Fujisawa
patent: 7321525 (2008-01-01), Matsui
patent: 7457174 (2008-11-01), Braun et al.
patent: 7487378 (2009-02-01), Morein et al.
patent: 7518946 (2009-04-01), Iwasaki
patent: 2002/0147892 (2002-10-01), Rentschler et al.
patent: 2002/0147896 (2002-10-01), Rentschler et al.
patent: 2003/0021164 (2003-01-01), Yoo et al.
patent: 2004/0143775 (2004-07-01), Li et al.
patent: 2005/0197082 (2005-09-01), Agostinelli
patent: 2005/0204245 (2005-09-01), Lee et al.
patent: 2005/0243608 (2005-11-01), Lee
patent: 2006/0114742 (2006-06-01), Salmont et al.
patent: 2006/0133158 (2006-06-01), Shin
patent: 2006/0262613 (2006-11-01), Braun et al.
patent: 2007/0217559 (2007-09-01), Stott et al.
patent: 2009/0086562 (2009-04-01), Richards
patent: 2009/0244995 (2009-10-01), Searles et al.
patent: 2009/0244997 (2009-10-01), Searles et al.
patent: 2009/0245010 (2009-10-01), Searles et al.
patent: 2009/0296501 (2009-12-01), Searles
patent: 2008/063199 (2008-05-01), None
International Search Report in application No. PCT/US2009/003220 mailed Sep. 15, 2009, 12 pages.
“Double Data Rate (DDR) SDRAM Specification,” JESD79, Release 2, JEDEC Solid State Technology Association, JEDEC Standard, Electronics Industries Alliance, May 2002.
U.S. Appl. No. 12/059,641, Office Action mailed Apr. 1, 2010, 14 pages.
U.S. Appl. No. 12/059,593, Notice of Allowance mailed Apr. 9, 2010, 8 pages.
U.S. Appl. No. 12/059,653, Notice of Allowance mailed Apr. 29, 2010, 14 pages.
U.S. Appl. No. 12/059,641, Notice of Allowance mailed Nov. 22, 2010, 10 pages.
U.S. Appl. No. 12/059,653, Notice of Allowance mailed Aug. 10, 2010, 11 pages.
U.S. Appl. No. 12/059,641, Notice of Allowance mailed Aug. 19, 2010, 10 pages.
U.S. Appl. No. 12/059,593, Notice of Allowance mailed Jul. 22, 2010, 8 pages.
U.S. Appl. No. 12/127,059, Non-Final Office Action mailed Sep. 2, 2010, 8 pages.
Humphries Nicholas T.
Searles Shawn
Syed Faisal A.
Advanced Micro Devices , Inc.
Nguyen Van Thu
LandOfFree
Circuit using a shared delay locked loop (DLL) and method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit using a shared delay locked loop (DLL) and method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit using a shared delay locked loop (DLL) and method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2695131