Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis – Multiple or variable intervals or frequencies
Reexamination Certificate
2008-03-25
2008-03-25
Elamin, A. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
Multiple or variable intervals or frequencies
C713S400000, C713S401000, C713S500000, C713S502000, C713S503000, C713S600000, C713S601000
Reexamination Certificate
active
07350096
ABSTRACT:
The present invention provides for a circuit for transitioning clocking speeds. A counter is coupled to the clocking means. A comparator is coupled to an output of the counter. A first divider is coupled to the output of the counter. A processor means is coupled to the output of the first divider, thereby lessening current surges.
REFERENCES:
patent: 4654851 (1987-03-01), Busby
patent: 5964881 (1999-10-01), Thor
patent: 6700421 (2004-03-01), Mirov et al.
patent: 6750693 (2004-06-01), Duewer
patent: 7000130 (2006-02-01), Adachi
patent: 2005/0198550 (2005-09-01), Ramsden
patent: 2006/0093047 (2006-05-01), Boerstler et al.
Boerstler David William
Hailu Eskinder
Riley Mack Wayne
Wang Michael Fan
Elamin A.
International Business Machines - Corporation
Rifai D'Ann N.
Walder, Jr. Stephen J.
LandOfFree
Circuit to reduce power supply fluctuations in high... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit to reduce power supply fluctuations in high..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit to reduce power supply fluctuations in high... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2809554