Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2011-03-01
2011-03-01
Cho, James H. (Department: 2819)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
C713S401000, C713S503000, C713S601000, C326S022000, C326S029000, C327S147000, C327S408000
Reexamination Certificate
active
07899145
ABSTRACT:
An apparatus having a plurality of power supply domains and a plurality of logic components. Each of the plurality of logic components residing within a different one of the plurality of power supply domains. Each of the plurality of logic components is configured to operate with a corresponding clock signal within a respective one of the plurality of power supply domains.
REFERENCES:
patent: 4572967 (1986-02-01), Metz
patent: 4932027 (1990-06-01), Scharrer
patent: 5045714 (1991-09-01), Park et al.
patent: 5289048 (1994-02-01), Ishihara et al.
patent: 5352987 (1994-10-01), Harvey
patent: 5402013 (1995-03-01), Friedrich
patent: 5574753 (1996-11-01), Vartti et al.
patent: 5621774 (1997-04-01), Ishibashi et al.
patent: 5731725 (1998-03-01), Rothenberger et al.
patent: 5982220 (1999-11-01), Kim
patent: 5991135 (1999-11-01), Saleh
patent: 6105144 (2000-08-01), Wu
patent: 6137336 (2000-10-01), Baba et al.
patent: 6154509 (2000-11-01), Bishop
patent: 6208193 (2001-03-01), Moyal et al.
patent: 6239646 (2001-05-01), Navabi et al.
patent: 6292016 (2001-09-01), Jefferson et al.
patent: 6385214 (2002-05-01), Kikuchi et al.
patent: 6502212 (2002-12-01), Coyle et al.
patent: 6775339 (2004-08-01), Wildes et al.
patent: 6927604 (2005-08-01), Boerstler et al.
patent: 7030661 (2006-04-01), Doyle
patent: 7042263 (2006-05-01), Johnson et al.
patent: 7069458 (2006-06-01), Sardi et al.
patent: 7079575 (2006-07-01), Ho et al.
patent: 7231009 (2007-06-01), Kim et al.
patent: 7305646 (2007-12-01), McGrath et al.
patent: 7365580 (2008-04-01), Martin et al.
patent: 7609799 (2009-10-01), Li
patent: 2002/0089362 (2002-07-01), Lutkemeyer
patent: 2004/0120087 (2004-06-01), Ishii
patent: 2004/0268278 (2004-12-01), Hoberman et al.
patent: 2006/0156205 (2006-07-01), Tomita
patent: 2006/0165205 (2006-07-01), Dally
patent: 0314034 (1988-10-01), None
patent: 1017193 (2000-07-01), None
patent: 1187382 (2002-03-01), None
International Search Report, PCT/US2006/033947, mailed Jan. 15, 2007.
International Written Opinion of International Searching Authority, dated Nov. 26, 2008 for International Application No. PCT/US2006/033947, 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/468,195 dated Jun. 15, 2009; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 11/468,195 dated Nov. 26, 2008; 7 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 11/468,195 dated Jun. 9, 2008; 6 pages.
USPTO Notice of Allowance for U.S. Appl. No. 10/222,129 dated Feb. 8, 2006; 4 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/222,129 dated Nov. 1, 2005; 9 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 10/222,129 dated May 23, 2005; 9 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/182,556 dated Jan. 26, 2001; 3 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/182,556 dated Sep. 8, 2000; 7 pages.
USPTO Final Rejection for U.S. Appl. No. 09/182,556 dated May 23, 2000; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/182,556 dated Jan. 6, 2000; 7 pages.
USPTO Notice of Allowance for U.S. Appl. No. 09/232,344 dated Nov. 13, 2000; 2 pages.
USPTO Final Rejection for U.S. Appl. No. 09/232,344 dated Sep. 5, 2000; 8 pages.
USPTO Non-Final Rejection for U.S. Appl. No. 09/232,344 dated Mar. 29, 2000; 8 pages.
Cho James H.
Crawford Jason
Cypress Semiconductor Corporation
LandOfFree
Circuit, system, and method for multiplexing signals with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit, system, and method for multiplexing signals with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit, system, and method for multiplexing signals with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2698423