Electrical computers and digital processing systems: support – Clock – pulse – or timing signal generation or analysis
Reexamination Certificate
2005-05-17
2005-05-17
Elamin, A. (Department: 2116)
Electrical computers and digital processing systems: support
Clock, pulse, or timing signal generation or analysis
C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C716S030000, C703S014000
Reexamination Certificate
active
06895524
ABSTRACT:
A method for reducing a transistor circuit netlist for clock network timing verification is provided. Further, a simulation tool that reduces a transistor circuit netlist such that nonlinear circuit properties are preserved is provided. Further, a computer system that improves clock network performance by simulating a netlist that is generated from a reduced transistor circuit netlist is provided.
REFERENCES:
patent: 5644498 (1997-07-01), Joly et al.
patent: 5903578 (1999-05-01), De et al.
patent: 6249901 (2001-06-01), Yuan et al.
patent: 6311317 (2001-10-01), Khoche et al.
patent: 6345378 (2002-02-01), Joly et al.
patent: 6374205 (2002-04-01), Kuribayashi et al.
patent: 6381730 (2002-04-01), Chang et al.
patent: 6438729 (2002-08-01), Ho
patent: 6536018 (2003-03-01), Chisholm et al.
patent: 6598213 (2003-07-01), Graef
patent: 6643831 (2003-11-01), Chang et al.
patent: 6704911 (2004-03-01), Yang
patent: 6732340 (2004-05-01), Akashi
Elamin A.
Osha & May L.L.P.
Sun Microsystems Inc.
LandOfFree
Circuit reduction technique for improving clock net analysis... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit reduction technique for improving clock net analysis..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit reduction technique for improving clock net analysis... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3432982