Circuit of reducing transmission delay for synchronous DRAM

Details Circuit of reducing transmission delay for synchronous DRAM Circuit of reducing transmission delay for synchronous DRAM

1997-12-10

2000-10-10

Zarabian, Amir

Static information storage and retrieval

Read/write circuit

Differential sensing

365203, 36518905, G11C 702

Patent

active

06130848&

ABSTRACT:
A circuit for reducing the transmission delay of the SDRAM by using a cascade-amplifying scheme. The circuit principally encompasses a memory array core for storing data, a main amplifier for initially amplifying the data, an MO-pair receiving amplifier for recognizing and amplifying the data, and an output neighborhood for outputting the data when the data convey a log data path. When the required data output from the memory array core is amplified by the main amplifier, the differential level of the required data will appear at both the far end and the near end of the data path. Therefore, the transmitted data at the far end can be amplified again as long as the differential level is sufficient.

REFERENCES:
patent: 5479374 (1995-12-01), Kobayashi et al.
patent: 5768214 (1998-06-01), Saitoh et al.

Affiliated with

Also associated with

Rating

Circuit of reducing transmission delay for synchronous DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit of reducing transmission delay for synchronous DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit of reducing transmission delay for synchronous DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2261739