Circuit layout device, circuit layout method, and program...

Details Circuit layout device, circuit layout method, and program... Circuit layout device, circuit layout method, and program...

2006-04-27

2008-11-11

Bowers, Brandon W (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Nanotechnology related integrated circuit design

C716S030000, C716S030000

Reexamination Certificate

active

07451419

ABSTRACT:
A circuit layout device of a semiconductor integrated circuit having scan chains comprises a circuit layout section for performing the circuit layout of a semiconductor integrated circuit considering a weighting factor being set for a wire of the semiconductor integrated circuit and outputting the layout data, a wire length calculation section for calculating a wire length of a scan chain from the layout data output by the circuit layout section and a wire weighting section for increasing the weighting factor of the scan chain wire based on the scan chain wire length calculated by the wire length calculation section.

REFERENCES:
patent: 7127695 (2006-10-01), Huang et al.
patent: 3-135067 (1991-06-01), None

Affiliated with

Also associated with

Rating

Circuit layout device, circuit layout method, and program... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit layout device, circuit layout method, and program..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit layout device, circuit layout method, and program... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4037013