Electrical computers and digital processing systems: memory – Storage accessing and control – Specific memory composition
Reexamination Certificate
2006-12-07
2009-10-06
Bataille, Pierre-Michel (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Specific memory composition
C365S205000
Reexamination Certificate
active
07600071
ABSTRACT:
An integrated circuit includes a circuit output, a data input that receives a data signal, and a clock input that receives a clock signal. The integrated circuit further includes first and second logic gates. The first logic gate has a first input coupled to the clock input, a second input coupled to the data input, and an output and a second logic gate. The second logic gate has a first input coupled to the data input, a second input coupled to the output of the first logic gate, and an output coupled to the circuit output. Setup time of the data signal relative to the clock signal at the second logic gate is improved by reciprocal gating of the data and clock signals.
REFERENCES:
patent: 5097157 (1992-03-01), Jaffe et al.
patent: 5132990 (1992-07-01), Dukes
patent: 5521834 (1996-05-01), Crafts et al.
patent: 5748157 (1998-05-01), Eason
patent: 5867453 (1999-02-01), Wang et al.
patent: 5883850 (1999-03-01), Lee et al.
patent: 5912570 (1999-06-01), Kuusisto
patent: 7035127 (2006-04-01), Adams et al.
patent: 7079042 (2006-07-01), Reim
patent: 2002/0021470 (2002-02-01), Savoj
patent: WO 01/04906 (2001-01-01), None
U.S. Appl. No. 11/558,495, filed Nov. 10, 2006, Randall R. Heisch.
“Fantazein TM, The Programmable Message Clock, Displays Time, Date and Messages Floating Miraculously in Space.Persistance of Vision Time, Date & Message Float in Mid-Air”; http://www.luberth.com/help/FANTASIZEI.HTM, 1 page.
“Sharper Image: Clocks: XP3 Programmable Message Clock”; http://www.sharperimage.com/us/en/catalog/productdetails/sku—F1123; 1 page.
“Fantazein: How it Works”; http://www.fantazein.com/how.html; 2 pages.
Randy H. Katz, Contemporary Logic Design, Chapter 6 Sequential Logic Design, pp. 288-292, The Benjamin/Cummings Publishing Company Inc., 1994.
Bataille Pierre-Michel
Dillon & Yudell LLP
International Business Machines - Corporation
LandOfFree
Circuit having relaxed setup time via reciprocal clock and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit having relaxed setup time via reciprocal clock and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit having relaxed setup time via reciprocal clock and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4111191