Circuit for reading out address data applied to a memory in a on

Details Circuit for reading out address data applied to a memory in a on Circuit for reading out address data applied to a memory in a on

1982-06-22

1985-04-23

Hecker, Stuart N.

Static information storage and retrieval

Addressing

365233, 365236, 365240, G06F 100, G11C 1928

Patent

active

045134006

ABSTRACT:
A circuit for reading out address data applied to a memory in a one-chip microcomputer which does not have any address terminals but has input/output terminals. The circuit comprises a program counter for specifying reading out addresses of the memory. Transfer gates and a shift register are also provided. The transfer gates transfer the contents of the program counter to the shift register when an address output enable signal is applied to the transfer gates. The contents stored in the shift register are read out to an address output terminal connected to the shift register.

REFERENCES:
patent: 3708690 (1973-01-01), Paivinen
patent: 3939452 (1976-02-01), Faggian
IBM Technical Disclosure Bulletin, "Serializer", by M. Cukier et al., vol. 17, No. 9, Feb. 1975, pp. 2654-2655.

Affiliated with

Also associated with

Rating

Circuit for reading out address data applied to a memory in a on does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for reading out address data applied to a memory in a on, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for reading out address data applied to a memory in a on will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-40212