Circuit for reading a semiconductor memory

Details Circuit for reading a semiconductor memory Circuit for reading a semiconductor memory

2000-06-26

2001-12-25

Elms, Richard (Department: 2824)

Static information storage and retrieval

Read/write circuit

Differential sensing

C365S185210

Reexamination Certificate

active

06333885

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to the field of semiconductor memories, and more particularly, to circuits for reading the ROM, EPROM, EEPROM and Flash EEPROM type semiconductor memories.
BACKGROUND OF THE INVENTION
Semiconductor-memory reading circuits perform a comparison between two currents (or voltages) to read the data stored in memory cells. A current (or voltage) of a memory cell selected for reading is compared with a reference current (or voltage). The reference currents (or voltages) for the reading circuits are typically generated with the use of reference memory cells which are structurally identical to the memory cells and are programmed to predetermined levels, typically during the testing of the individual memory device.
There is a need to provide memories with ever larger bandwidths and ever lower energy consumption per individual bit. This need is imposed by the ever higher performance of electronic systems. On the other hand, the time required to perform reading cannot be reduced indefinitely since it is limited by physical constraints such as the charging time of the word lines of the memory. To achieve a greater bandwidth, it is therefore necessary to perform several cell readings in parallel. To be able to perform several readings in parallel, it is necessary to increase the number of cell-reading circuits and of respective circuits for generating reference currents (or voltages). This results in a significant increase in the area and energy consumption of the memory device.
To limit the increase in area and consumption, attempts have been made to limit the number of circuits for generating reference currents (or voltages). The same reference signal (current or voltage) generated at one point of the device is thus supplied to several cell-reading circuits by bringing the reference signal (current or voltage) to the various points of the device at which the reading circuits are arranged. The limiting of the number of reference-signal generating circuits brings advantages both in terms of area and in terms of consumption, and also in terms of the time required to test the individual device, since the number of reference cells to be programmed to the desired levels is reduced.
However, since the reference signal has to travel considerable distances inside the device, a large parasitic capacitance associated with the reference-signal distribution lines degrades the reference signal. It is also necessary to add the capacitances of the input nodes of the various cell-reading circuits which the reference signal supplies. The time required for the reference signal to reach the predetermined steady value therefore increases and the bandwidth of the memory device is limited. Moreover, since the various cell-reading circuits are coupled capacitively to the reference signal, the intrinsic imbalances in their operation in the course of the reading of the respective memory cells selected may cause errors in the reading, particularly when they are reading memory cells with large margins (distances between thresholds) involving large current or voltage ranges which alter the value of the reference signal.
SUMMARY OF THE INVENTION
In view of the prior art described, an object of the present invention is to provide a reading circuit for a memory device which solves the above-mentioned problems.
According to the present invention, this object is achieved by a circuit for reading semiconductor memory devices comprising at least one global circuit for generating a global reference signal for a respective plurality of cell-reading circuits disposed locally in the memory device. Specifically, the reading circuit comprises at least one circuit for replicating the reference signal locally to generate a local reference signal to be supplied to at least one respective cell-reading circuit.


REFERENCES:
patent: 4670675 (1987-06-01), Donoghue
patent: 5163021 (1992-11-01), Mehrotra et al.
patent: 5198997 (1993-03-01), Arakawa
patent: 5289412 (1994-02-01), Frary et al.
patent: 5541880 (1996-07-01), Campardo et al.
patent: 5608676 (1997-03-01), Medlock et al.
patent: 5654918 (1997-08-01), Hammick
patent: 5805500 (1998-09-01), Campardo et al.
patent: 5917753 (1999-06-01), Dallabora et al.

Affiliated with

Also associated with

Rating

Circuit for reading a semiconductor memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for reading a semiconductor memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for reading a semiconductor memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2579772