Circuit for providing synchronous refresh cycles in self-refresh

Details Circuit for providing synchronous refresh cycles in self-refresh Circuit for providing synchronous refresh cycles in self-refresh

1991-04-15

1993-05-04

LaRoche, Eugene R.

Static information storage and retrieval

Read/write circuit

Data refresh

365233, G11C 700

Patent

active

052087794

ABSTRACT:
The invention is a circuit for synchronizing the refresh cycles of a bank of self-refreshing interruptable DRAMs. The refresh cycles are synchronized through a bidirectional control path from each self-refreshing interruptable DRAM to its respective external refresh pin.

REFERENCES:
patent: 3859640 (1975-01-01), Eberlein
patent: 4172282 (1979-10-01), Aichelmann
patent: 4238842 (1980-12-01), Aichelmann
patent: 4406013 (1983-09-01), Reese
patent: 4468759 (1984-08-01), Kung
patent: 4706221 (1987-11-01), Satoh
patent: 4792891 (1988-12-01), Baba
patent: 4881205 (1989-11-01), Aihara
patent: 4961167 (1990-10-01), Kumanoya

Affiliated with

Also associated with

Rating

Circuit for providing synchronous refresh cycles in self-refresh does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for providing synchronous refresh cycles in self-refresh, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for providing synchronous refresh cycles in self-refresh will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1979901