Circuit for presetting the voltage of an output terminal

Details Circuit for presetting the voltage of an output terminal Circuit for presetting the voltage of an output terminal

1990-09-28

1992-06-23

Mullins, James B.

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

307246, 307555, H03K 5153

Patent

active

051245779

ABSTRACT:
A circuit for presetting the voltage of an output terminal connected to an external load, where the output terminal receives either a high or a low voltage level state for output to the load during a data cycle, includes a voltage detector connected to the output terminal for sensing the voltage level at the output terminal at the end of the data cycle to determine whether the voltage level is at a high or a low voltage level state. A driver is connected to the voltage sensor for driving the voltage level at the output terminal prior to the start of a subsequent data cycle toward the opposite voltage state to a mid-level, as determined by the prior voltage state sensed by the voltage detector.

REFERENCES:
patent: 4906867 (1990-03-01), Petty
patent: 4988888 (1991-01-01), Hirose et al.
H. Okuyama, T. Nakano, S. Nishida, E. Aono, A. Satoh and S. Arita, "A 7.5 NS 32 K.times.9 CMOS SRAM", IEEE Jossc., vol. 23, No. 5, Oct. 1988, pp. 1054-1059.

Affiliated with

Also associated with

Rating

Circuit for presetting the voltage of an output terminal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Circuit for presetting the voltage of an output terminal, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for presetting the voltage of an output terminal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-935019