Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2005-10-11
2005-10-11
Torres, Joseph (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S006130
Reexamination Certificate
active
06954889
ABSTRACT:
A stored data modifier modifies data starting at any arbitrary address on a storage medium that should output a data word with a multi-byte width. A masked ROM outputs a 2N-byte data word starting at an address specified as a multiple of 2Nby an address signal. A correspondence detector determines whether or not correspondence is found between a correction address and one of a number 2Nof addresses starting at, or preceding, the address specified by the address signal. If the correspondence detector has found the correspondence, a stored data selecting section selectively outputs, on a byte-by-byte basis, either the output of the masked ROM or correction data in accordance with the address signal and the correction address.
REFERENCES:
patent: 4385351 (1983-05-01), Matsuura et al.
patent: 4780875 (1988-10-01), Sakai
patent: 5301281 (1994-04-01), Kennedy
patent: 5377338 (1994-12-01), Olson et al.
patent: 5574926 (1996-11-01), Miyazawa et al.
patent: 5938774 (1999-08-01), Hsu
patent: 64-057498 (1989-03-01), None
patent: 11-039213 (1999-02-01), None
McDermott Will & Emery LLP
Torres Joseph
LandOfFree
Circuit for modifying stored data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for modifying stored data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for modifying stored data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3449791