Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Patent
1996-07-19
1999-09-21
Sheikh, Ayaz R.
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
710101, 710113, 710120, G06F 13368
Patent
active
059548096
ABSTRACT:
An arbitration scheme for a computer system having multiple arbiters for arbitrating access to a plurality of buses. In the preferred embodiment, a computer system is divided into a detachable laptop portion and an expansion base unit coupled through a shared PCI bus. Each of the two portions of the computer system includes separate PCI arbitration circuitry for arbitrating requests for the PCI bus from potential PCI and ISA bus masters. Included within the laptop portion of the computer system is a top level arbiter that determines whether the PCI arbiter in the laptop or expansion base unit has access to the PCI bus. Either PCI arbiter normally must receive a grant from the top level arbiter before it runs a cycle. While the laptop computer is docked, the top level arbiter selects between the PCI arbiters on an essentially time multiplexed basis. While the expansion base and laptop computer are undocked, the top level arbiter grants bus access to the laptop PCI arbiter.
REFERENCES:
patent: 4314335 (1982-02-01), Pezzi
patent: 4473880 (1984-09-01), Budde et al.
patent: 4493022 (1985-01-01), Nicholas et al.
patent: 4602327 (1986-07-01), Laviolette et al.
patent: 4663756 (1987-05-01), Retterath
patent: 4755938 (1988-07-01), Takahashi et al.
patent: 4760515 (1988-07-01), Malmquist et al.
patent: 4785394 (1988-11-01), Fisher
patent: 4980854 (1990-12-01), Donaldson et al.
patent: 4987529 (1991-01-01), Craft et al.
patent: 5067071 (1991-11-01), Schanin et al.
patent: 5083260 (1992-01-01), Tsuchiya
patent: 5127089 (1992-06-01), Gay et al.
patent: 5151994 (1992-09-01), Willie et al.
patent: 5191656 (1993-03-01), Forde, III et al.
patent: 5239631 (1993-08-01), Boury et al.
patent: 5265223 (1993-11-01), Brockmann et al.
patent: 5301282 (1994-04-01), Amini et al.
patent: 5317696 (1994-05-01), Hilgendorf
patent: 5388228 (1995-02-01), Heath et al.
patent: 5396602 (1995-03-01), Amini et al.
patent: 5418920 (1995-05-01), Kuddes
patent: 5438666 (1995-08-01), Craft et al.
patent: 5471590 (1995-11-01), Melo et al.
patent: 5524217 (1996-06-01), Sone et al.
patent: 5524235 (1996-06-01), Larson et al.
patent: 5528766 (1996-06-01), Ziegler et al.
patent: 5557754 (1996-09-01), Sone et al.
patent: 5596729 (1997-01-01), Lester et al.
patent: 5708784 (1998-01-01), Yanai et al.
patent: 5724529 (1998-03-01), Smith et al.
patent: 5734850 (1998-03-01), Kenny et al.
IBM Technical Bulletin, Jul. 1991.
Intel.RTM. 82420/82430 PCIset ISA and EISA Bridges, pp. 1-5; 17, 35, 37, 148, 154-157, 172-174, 211, 225-226, 293-302, 320-321, 345, 363-364, 438-444, 460-462, Mar. 1993.
PCI Specification, A100910-940, p. 11, 1993.
PCI Specification, A100910-940, pp. 2-5 to 2-12, 1993.
PCI Specification, A100190-940, pp. 55-73, 1993.
Edwards James R.
Maguire David J.
Riley Dwight D.
Compaq Computer Corporation
Etienne Ario
Sheikh Ayaz R.
LandOfFree
Circuit for handling distributed arbitration in a computer syste does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Circuit for handling distributed arbitration in a computer syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit for handling distributed arbitration in a computer syste will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-75874